From WikiChip
Editing intel/cpuid

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 29: Line 29:
 
=== Family 6 ===
 
=== Family 6 ===
 
==== [[Big Cores]] (Client) ====
 
==== [[Big Cores]] (Client) ====
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices.
+
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, latops, and desktop devices.
 
   
 
   
 
{| class="wikitable"
 
{| class="wikitable"
Line 36: Line 36:
 
| {{intel|Meteor Lake|l=arch}}
 
| {{intel|Meteor Lake|l=arch}}
 
|-
 
|-
| rowspan="2" | {{intel|Raptor Lake|l=arch}} || {{intel|Raptor Lake S|S|l=core}} || 0 || 0x6 || 0xB || 0x7 || [[Family 6 Model 183]]
+
| {{intel|Alder Lake|l=arch}}
 
|-
 
|-
| {{intel|Raptor Lake P|P|l=core}} || 0 || 0x6 || 0xB || 0xA || [[Family 6 Model 186]]
+
| {{intel|Tigerlake|l=arch}}
|-
 
| rowspan="2" | {{intel|Alder Lake|l=arch}} || {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0x7 || [[Family 6 Model 151]]
 
|-
 
| {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0xA || [[Family 6 Model 154]]
 
|-
 
| {{intel|Rocket Lake|l=arch}} || {{intel|Rocket Lake S|S|l=core}} || 0 || 0x6 || 0xA || 0x7 || [[Family 6 Model 167]]
 
|-
 
| rowspan="2" | {{intel|Tiger Lake|l=arch}} || {{intel|Tiger Lake H|H|l=core}} || 0 || 0x6 || 0x8 || 0xD || [[Family 6 Model 141]]
 
|-
 
| {{intel|Tiger Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xC || [[Family 6 Model 140]]
 
 
|-
 
|-
 
| rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]]
 
| rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]]
 
|-
 
|-
| {{intel|Ice Lake Y|Y|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]]
+
| {{intel|Ice Lake Y|Y|l=core}} || 0 || 0x6 || 0x7 || 0xD || [[Family 6 Model 125]]
 
|-
 
|-
| rowspan="2" | {{intel|Comet Lake|l=arch}} || {{intel|Comet Lake S|S|l=core}}, {{intel|Comet Lake H|H|l=core}} || 0 || 0x6 || 0xA || 0x5 || [[Family 6 Model 165]]
+
| {{intel|Comet Lake|l=arch}} || {{intel|Commet Lake U|U|l=core}} || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x8 || rowspan="3" | 0xE || rowspan="3" | [[Family 6 Model 142]]
|-
 
| {{intel|Comet Lake U|U|l=core}} || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x8 || rowspan="3" | 0xE || rowspan="3" | [[Family 6 Model 142]]
 
 
|-
 
|-
 
| {{intel|Amber Lake|l=arch}} || {{intel|Amber Lake Y|Y|l=core}}
 
| {{intel|Amber Lake|l=arch}} || {{intel|Amber Lake Y|Y|l=core}}
Line 62: Line 50:
 
| {{intel|Whiskey Lake|l=arch}} || {{intel|Whiskey Lake U|U|l=core}}
 
| {{intel|Whiskey Lake|l=arch}} || {{intel|Whiskey Lake U|U|l=core}}
 
|-
 
|-
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
+
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake Y|Y|l=core}}, {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
|-
 
|-
 
| rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}}, {{intel|Coffee Lake E|E|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
 
| rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}}, {{intel|Coffee Lake E|E|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
Line 90: Line 78:
 
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
 
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
 
|-
 
|-
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}}, {{intel|Sandy Bridge Celeron|Celeron|1=celeron}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
+
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
 
|-
 
|-
 
| {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]]
 
| {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]]
Line 100: Line 88:
 
| {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
| {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
|-
 
|-
| rowspan="2" | {{intel|Core (Client)|l=arch}} || {{intel|Merom L|l=core}} || 0 || 0x6 || 0x1 ||  0x6 || [[Family 6 Model 22]]
+
| rowspan=2" | {{intel|Core (Client)|l=arch}} || {{intel|Merom L|l=core}} || 0 || 0x6 || 0x1 ||  0x6 || [[Family 6 Model 22]]
 
|-
 
|-
 
| {{intel|Merom|l=core}} || 0 || 0x6 || 0x0 || 0xF || [[Family 6 Model 15]]
 
| {{intel|Merom|l=core}} || 0 || 0x6 || 0x0 || 0xF || [[Family 6 Model 15]]
Line 133: Line 121:
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
|-
 
|-
| {{intel|Diamond Rapids|l=arch}} || || || || || ||
+
| {{intel|Granite Rapids|l=arch}}
|-
 
| {{intel|Granite Rapids|l=arch}} || || || || || ||
 
 
|-
 
|-
| {{intel|Sapphire Rapids|l=arch}} || ? || 0 || 0x6 || 0x8 || 0xF || [[Family 6 Model 143]]
+
| {{intel|Sapphire Rapids|l=arch}}
 
|-
 
|-
| rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake DE|DE|l=core}} || 0 || 0x6 || 0x6 || 0xC || [[Family 6 Model 108]]
+
| rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake SP|SP|l=core}}? || 0 || 0x6 || 0x6 || 0xC ||[[Family 6 Model 108]]
 
|-
 
|-
| {{intel|Ice Lake SP|SP|l=core}} || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]]
+
| {{intel|Ice Lake DE|DE|l=core}}? || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]]
 
|-
 
|-
 
| {{intel|Cooper Lake|l=arch}} || ? || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x5 || rowspan="3" | 0x5 || rowspan="3" | [[Family 6 Model 85]]
 
| {{intel|Cooper Lake|l=arch}} || ? || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x5 || rowspan="3" | 0x5 || rowspan="3" | [[Family 6 Model 85]]
 
|-
 
|-
| {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake SP|SP|l=core}}, {{intel|Cascade Lake X|X|l=core}}, {{intel|Cascade Lake W|W|l=core}}  
+
| {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake SP|SP|l=core}}, {{intel|Cascade Lake X|X|l=core}}  
 
|-
 
|-
 
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake SP|SP|l=core}}, {{intel|Skylake X|X|l=core}}, {{intel|Skylake DE|DE|l=core}}, {{intel|Skylake W|W|l=core}}
 
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake SP|SP|l=core}}, {{intel|Skylake X|X|l=core}}, {{intel|Skylake DE|DE|l=core}}, {{intel|Skylake W|W|l=core}}
Line 151: Line 137:
 
| rowspan="2" |  {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
 
| rowspan="2" |  {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
 
|-
 
|-
| {{intel|Broadwell DE|DE|l=core}}, {{intel|Hewitt Lake|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
+
| {{intel|Broadwell DE|DE|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
 
|-
 
|-
 
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]]
 
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]]
Line 169: Line 155:
 
| {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]]
 
| {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]]
 
|-
 
|-
| rowspan="2" | {{intel|Penryn (Server)|l=arch}} || {{intel|Dunnington|l=core}} || 0 || 0x6 || 0x1 || 0xD || [[Family 6 Model 29]]
+
| rowspan=2" | {{intel|Penryn (Server)|l=arch}} || {{intel|Dunnington|l=core}} || 0 || 0x6 || 0x1 || 0xD || [[Family 6 Model 29]]
 
|-
 
|-
 
| {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
| {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
Line 177: Line 163:
  
 
==== [[Small Cores]] ====
 
==== [[Small Cores]] ====
Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers.
+
Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embeddded devices, and low-power servers.
  
  
Line 183: Line 169:
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
|-
 
|-
| rowspan="3" | {{intel|Tremont|l=arch}} || {{intel|Jasper Lake|l=core}} || 0 || 0x6 || 0x9 || 0xC || [[Family 6 Model 156]]
+
| {{intel|Tremont|l=arch}} || {{intel|Elkhart Lake|l=core}}? || 0 || 0x6 || 0x8 || 0x6 || [[Family 6 Model 134]]
|-
 
| {{intel|Elkhart Lake|l=core}} || 0 || 0x6 || 0x9 || 0x6 || [[Family 6 Model 150]]
 
|-
 
| {{intel|Lakefield|l=core}} || 0 || 0x6 || 0x8 || 0xA || [[Family 6 Model 138]]
 
 
|-
 
|-
 
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]]
 
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]]

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)