From WikiChip
Editing intel/cpuid

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
{{intel title|CPUID}}{{x86 isa main}}
+
{{intel title|CPUID}}
 
Below is a list of '''Intel's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]:
 
Below is a list of '''Intel's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]:
  
 
== CPUIDs==
 
== CPUIDs==
−
=== Family 15 ===
+
{{work-in-progress}}
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| rowspan="5" | {{intel|Netburst|l=arch}} || || 0 || 0xF || 0x0 || 0x6 || [[Family 15 Model 6]]
 
−
|-
 
−
| {{intel|Prescott|l=core}} || 0 || 0xF || 0x0 || 0x4 || [[Family 15 Model 4]]
 
−
|-
 
−
| {{intel|Prescott|l=core}} || 0 || 0xF || 0x0 || 0x3 || [[Family 15 Model 3]]
 
−
|-
 
−
| {{intel|Northwood|l=core}} || 0 || 0xF || 0x0 || 0x2 || [[Family 15 Model 2]]
 
−
|-
 
−
| {{intel|Willamette|l=core}} || 0 || 0xF || 0x0 || 0x1 || [[Family 15 Model 1]]
 
−
|}
 
  
−
=== Family 11 ===
 
 
{| class="wikitable"
 
{| class="wikitable"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
|-
 
|-
−
| {{intel|Knights Ferry|l=arch}} || || 0 || 0xB || 0x0 || 0x0 || [[Family 11 Model 0]]
+
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Client)</small>
−
|-
 
−
| {{intel|Knights Corner|l=arch}} || || 0 || 0xB || 0x0 || 0x1 || [[Family 11 Model 1]]
 
−
|}
 
−
 
 
−
=== Family 6 ===
 
−
==== [[Big Cores]] (Client) ====
 
−
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices.
 
−
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| {{intel|Meteor Lake|l=arch}}
 
−
|-
 
−
| rowspan="2" | {{intel|Raptor Lake|l=arch}} || {{intel|Raptor Lake S|S|l=core}} || 0 || 0x6 || 0xB || 0x7 || [[Family 6 Model 183]]
 
−
|-
 
−
| {{intel|Raptor Lake P|P|l=core}} || 0 || 0x6 || 0xB || 0xA || [[Family 6 Model 186]]
 
−
|-
 
−
| rowspan="2" | {{intel|Alder Lake|l=arch}} || {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0x7 || [[Family 6 Model 151]]
 
−
|-
 
−
| {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0xA || [[Family 6 Model 154]]
 
−
|-
 
−
| {{intel|Rocket Lake|l=arch}} || {{intel|Rocket Lake S|S|l=core}} || 0 || 0x6 || 0xA || 0x7 || [[Family 6 Model 167]]
 
−
|-
 
−
| rowspan="2" | {{intel|Tiger Lake|l=arch}} || {{intel|Tiger Lake H|H|l=core}} || 0 || 0x6 || 0x8 || 0xD || [[Family 6 Model 141]]
 
−
|-
 
−
| {{intel|Tiger Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xC || [[Family 6 Model 140]]
 
−
|-
 
−
| rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]]
 
−
|-
 
−
| {{intel|Ice Lake Y|Y|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]]
 
−
|-
 
−
| rowspan="2" | {{intel|Comet Lake|l=arch}} || {{intel|Comet Lake S|S|l=core}}, {{intel|Comet Lake H|H|l=core}} || 0 || 0x6 || 0xA || 0x5 || [[Family 6 Model 165]]
 
−
|-
 
−
| {{intel|Comet Lake U|U|l=core}} || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x8 || rowspan="3" | 0xE || rowspan="3" | [[Family 6 Model 142]]
 
 
|-
 
|-
−
| {{intel|Amber Lake|l=arch}} || {{intel|Amber Lake Y|Y|l=core}}
+
| {{intel|Ice Lake (Client)|l=arch}}
 
|-
 
|-
−
| {{intel|Whiskey Lake|l=arch}} || {{intel|Whiskey Lake U|U|l=core}}
+
| {{intel|Whiskey Lake|l=arch}}
 
|-
 
|-
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
|-
 
|-
−
| rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}}, {{intel|Coffee Lake E|E|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
+
| rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
 
|-
 
|-
 
| {{intel|Coffee Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
 
| {{intel|Coffee Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
Line 90: Line 42:
 
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
 
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
 
|-
 
|-
−
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}}, {{intel|Sandy Bridge Celeron|Celeron|1=celeron}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
+
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
 
|-
 
|-
 
| {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]]
 
| {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]]
Line 100: Line 52:
 
| {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
| {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
|-
 
|-
−
| rowspan="2" | {{intel|Core (Client)|l=arch}} || {{intel|Merom L|l=core}} || 0 || 0x6 || 0x1 ||  0x6 || [[Family 6 Model 22]]
+
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small>
−
|-
 
−
| {{intel|Merom|l=core}} || 0 || 0x6 || 0x0 || 0xF || [[Family 6 Model 15]]
 
−
|-
 
−
| {{intel|Modified Pentium M|l=arch}} || {{intel|Yonah|l=core}} || 0 || 0x6 || 0x0 || 0xE || [[Family 6 Model 14]]
 
−
|-
 
−
| rowspan="3" | {{intel|Pentium M|l=arch}} || {{intel|Tolapai|l=core}} || 0 || 0x6 || 0x1 || 0x5 || [[Family 6 Model 21]]
 
−
|-
 
−
| {{intel|Dothan|l=core}} || 0 || 0x6 || 0x0 || 0xD || [[Family 6 Model 13]]
 
−
|-
 
−
| {{intel|Banias|l=core}} || 0 || 0x6 || 0x0 || 0x9 || [[Family 6 Model 9]]
 
−
|-
 
−
| rowspan="7" | {{intel|P6|l=arch}} || {{intel|Tualatin|l=core}} || 0 || 0x6 || 0x0 || 0xB || [[Family 6 Model 11]]
 
−
|-
 
−
| {{intel|Coppermine|l=core}}, {{intel|Coppermine T|l=core}} || 0 || 0x6 || 0x0 || 0x8 || [[Family 6 Model 8]]
 
−
|-
 
−
| {{intel|Katmai|l=core}} || 0 || 0x6 || 0x0 || 0x7 || [[Family 6 Model 7]]
 
−
|-
 
−
| || 0 || 0x6 || 0x0 || 0x6 || [[Family 6 Model 6]]
 
−
|-
 
−
| || 0 || 0x6 || 0x0 || 0x5 || [[Family 6 Model 5]]
 
−
|-
 
−
| || 0 || 0x6 || 0x0 || 0x3 || [[Family 6 Model 3]]
 
−
|-
 
−
| || 0 || 0x6 || 0x0 || 0x1 || [[Family 6 Model 1]]
 
−
|}
 
−
 
 
−
==== [[Big Cores]] (Server) ====
 
−
Intel's server big cores refers to Intel workstation and data center SoCs that ship in most enterprise desktops, workstations, and servers.
 
−
 
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| {{intel|Diamond Rapids|l=arch}} || || || || || ||
 
−
|-
 
−
| {{intel|Granite Rapids|l=arch}} || || || || || ||
 
−
|-
 
−
| {{intel|Sapphire Rapids|l=arch}} || ? || 0 || 0x6 || 0x8 || 0xF || [[Family 6 Model 143]]
 
 
|-
 
|-
−
| rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake DE|DE|l=core}} || 0 || 0x6 || 0x6 || 0xC || [[Family 6 Model 108]]
+
| {{intel|Granite Rapids|l=arch}}
 
|-
 
|-
−
| {{intel|Ice Lake SP|SP|l=core}} || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]]
+
| {{intel|Sapphire Rapids|l=arch}}
 
|-
 
|-
−
| {{intel|Cooper Lake|l=arch}} || ? || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x5 || rowspan="3" | 0x5 || rowspan="3" | [[Family 6 Model 85]]
+
| {{intel|Ice Lake (Server)|l=arch}}
 
|-
 
|-
−
| {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake SP|SP|l=core}}, {{intel|Cascade Lake X|X|l=core}}, {{intel|Cascade Lake W|W|l=core}}  
+
| {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake X|X|l=core}}, {{intel|Cascade Lake SP|SP|l=core}}
 
|-
 
|-
−
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake SP|SP|l=core}}, {{intel|Skylake X|X|l=core}}, {{intel|Skylake DE|DE|l=core}}, {{intel|Skylake W|W|l=core}}
+
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]]
 
|-
 
|-
 
| rowspan="2" |  {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
 
| rowspan="2" |  {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
 
|-
 
|-
−
| {{intel|Broadwell DE|DE|l=core}}, {{intel|Hewitt Lake|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
+
| {{intel|Broadwell DE|DE|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
 
|-
 
|-
 
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]]
 
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]]
Line 169: Line 84:
 
| {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]]
 
| {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]]
 
|-
 
|-
−
| rowspan="2" | {{intel|Penryn (Server)|l=arch}} || {{intel|Dunnington|l=core}} || 0 || 0x6 || 0x1 || 0xD || [[Family 6 Model 29]]
+
| {{intel|Penryn (Server)|l=arch}} || {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
 
|-
 
|-
−
| {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]]
+
| colspan="7" style="text-align: center;" | <small>[[Little Cores]]</small>
 
|-
 
|-
−
| {{intel|P6|l=arch}} ||  || 0 || 0x6 || 0x0 || 0xA || [[Family 6 Model 10]]
+
| {{intel|Tremont|l=arch}}
−
|}
 
−
 
 
−
==== [[Small Cores]] ====
 
−
Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers.
 
−
 
 
−
 
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| rowspan="3" | {{intel|Tremont|l=arch}} || {{intel|Jasper Lake|l=core}} || 0 || 0x6 || 0x9 || 0xC || [[Family 6 Model 156]]
 
−
|-
 
−
| {{intel|Elkhart Lake|l=core}} || 0 || 0x6 || 0x9 || 0x6 || [[Family 6 Model 150]]
 
−
|-
 
−
| {{intel|Lakefield|l=core}} || 0 || 0x6 || 0x8 || 0xA || [[Family 6 Model 138]]
 
 
|-
 
|-
 
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]]
 
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]]
Line 207: Line 108:
 
| {{intel|Bay Trail|l=core}} || 0 || 0x6 || 0x3 || 0x7 || [[Family 6 Model 55]]
 
| {{intel|Bay Trail|l=core}} || 0 || 0x6 || 0x3 || 0x7 || [[Family 6 Model 55]]
 
|-
 
|-
−
| rowspan="3" | {{intel|Saltwell|l=arch}} || {{intel|Cedarview|l=core}} || 0 || 0x6 || 0x3 || 0x6 || [[Family 6 Model 54]]
+
| {{intel|Saltwell|l=arch}}
 
|-
 
|-
−
| {{intel|Cloverview|l=core}} || 0 || 0x6 || 0x3 || 0x5 || [[Family 6 Model 53]]
+
| {{intel|Bonnell|l=arch}} || {{intel|Silverthorne|l=core}}, {{intel|Diamondville|l=core}} || 0 || 0x6 || 0x1 || 0xC || [[Family 6 Model 28]]
 
|-
 
|-
−
| {{intel|Penwell|l=core}} || 0 || 0x6 || 0x2 || 0x7 || [[Family 6 Model 39]]
+
| colspan="7" style="text-align: center;" | <small>{{intel|MIC Architecture}}</small>
−
|-
 
−
| rowspan="2" | {{intel|Bonnell|l=arch}} || {{intel|Lincroft|l=core}} || 0 || 0x6 || 0x2 || 0x6 || [[Family 6 Model 38]]
 
−
|-
 
−
| {{intel|Silverthorne|l=core}}, {{intel|Diamondville|l=core}}, {{intel|Pineview|l=core}} || 0 || 0x6 || 0x1 || 0xC || [[Family 6 Model 28]]
 
−
|}
 
−
 
 
−
==== {{intel|MIC Architecture}} ====
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
 
|-
 
|-
 
| {{intel|Knights Mill|l=arch}} || || 0 || 0x6 || 0x8 || 0x5 || [[Family 6 Model 133]]
 
| {{intel|Knights Mill|l=arch}} || || 0 || 0x6 || 0x8 || 0x5 || [[Family 6 Model 133]]
Line 226: Line 118:
 
| {{intel|Knights Landing|l=arch}} || || 0 || 0x6 || 0x5 || 0x7 || [[Family 6 Model 87]]
 
| {{intel|Knights Landing|l=arch}} || || 0 || 0x6 || 0x5 || 0x7 || [[Family 6 Model 87]]
 
|}
 
|}
−
 
−
=== Family 5 ===
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| rowspan="2" | {{intel|Lakemont|l=arch}} || rowspan="2" | {{intel|Quark}} || 0 || 0x5 || 0x0 || 0xA || [[Family 5 Model 10]]
 
−
|-
 
−
| 0 || 0x5 || 0x0 || 0x9 || [[Family 5 Model 9]]
 
−
|-
 
−
| rowspan="5" | {{intel|P5|l=arch}} || rowspan="2" | P55C (Mobile) || 0 || 0x5 || 0x0 || 0x8 || [[Family 5 Model 8]]
 
−
|-
 
−
| 0 || 0x5 || 0x0 || 0x7 || [[Family 5 Model 7]]
 
−
|-
 
−
| P55C || 0 || 0x5 || 0x0 || 0x4 || [[Family 5 Model 4]]
 
−
|-
 
−
| P54CS || 0 || 0x5 || 0x0 || 0x2 || [[Family 5 Model 2]]
 
−
|-
 
−
| P5, P54, P54CQS || 0 || 0x5 || 0x0 || 0x1 || [[Family 5 Model 1]]
 
−
|}
 
−
 
−
=== Family 4 ===
 
−
{| class="wikitable"
 
−
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
−
|-
 
−
| rowspan="8" | {{intel|80486|l=arch}} || || 0 || 0x4 || 0x0 || 0x9 || [[Family 4 Model 9]]
 
−
|-
 
−
| 80486DX4 || 0 || 0x4 || 0x0 || 0x8 || [[Family 4 Model 8]]
 
−
|-
 
−
| || 0 || 0x4 || 0x0 || 0x7 || [[Family 4 Model 7]]
 
−
|-
 
−
| || 0 || 0x4 || 0x0 || 0x5 || [[Family 4 Model 5]]
 
−
|-
 
−
| 80486SL || 0 || 0x4 || 0x0 || 0x4 || [[Family 4 Model 4]]
 
−
|-
 
−
| 80486DX2 || 0 || 0x4 || 0x0 || 0x3 || [[Family 4 Model 3]]
 
−
|-
 
−
| 80486SX || 0 || 0x4 || 0x0 || 0x2 || [[Family 4 Model 2]]
 
−
|-
 
−
| 80486DX || 0 || 0x4 || 0x0 || 0x1 || [[Family 4 Model 1]]
 
−
|}
 
−
 
−
=== Family 3 ===
 
−
* {{intel|80386|l=arch}}
 
  
 
[[category:intel]]
 
[[category:intel]]
 
[[category:x86]]
 
[[category:x86]]

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/cpuid"