From WikiChip
Difference between revisions of "intel/celeron/g3900e"
< intel‎ | celeron

(Created page with "{{intel title|Celeron G3900E}} {{mpu}}")
 
Line 1: Line 1:
 
{{intel title|Celeron G3900E}}
 
{{intel title|Celeron G3900E}}
−
{{mpu}}
+
{{mpu
 +
|name=Celeron G3900E
 +
|image=skylake h (front).png
 +
|designer=Intel
 +
|manufacturer=Intel
 +
|model number=G3900E
 +
|s-spec=SR2GH
 +
|market=Mobile
 +
|family=Celeron
 +
|series=G3000
 +
|locked=Yes
 +
|frequency=2,400 MHz
 +
|bus type=DMI 3.0
 +
|bus links=4
 +
|bus rate=8 GT/s
 +
|clock multiplier=24
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Skylake
 +
|core name=Skylake H
 +
|core family=6
 +
|core model=94
 +
|core stepping=R0
 +
|process=14 nm
 +
|transistors=1,750,000,000
 +
|technology=CMOS
 +
|die area=98.57 mm²
 +
|die length=10.3 mm
 +
|die width=9.57 mm
 +
|word size=64 bit
 +
|core count=2
 +
|thread count=4
 +
|max cpus=1
 +
|tdp=35 W
 +
|tjunc min=0 °C
 +
|tjunc max=100 °C
 +
|tstorage min=-25 °C
 +
|tstorage max=125 °C
 +
|package module 1={{packages/intel/fcbga-1440}}
 +
}}

Revision as of 18:58, 4 July 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/g3900e&oldid=50421"