Semiconductor & Computer Engineering
From WikiChip
Editing intel
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 20: | Line 20: | ||
In addition to [[x86]], Intel used to also design and manufacture [[ARM]]-based chips as well as embed [[ARC]]-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to. | In addition to [[x86]], Intel used to also design and manufacture [[ARM]]-based chips as well as embed [[ARC]]-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Find Chip == | == Find Chip == | ||
| Line 111: | Line 105: | ||
}} | }} | ||
| − | == List of architectures == | + | == List of instruction set architectures == |
{{collist | {{collist | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | * {{ | + | * {{intel|MCS-8/ISA|MCS-8 (8008)}} |
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 134: | Line 125: | ||
* {{intel|NetBurst|l=arch}} | * {{intel|NetBurst|l=arch}} | ||
* {{intel|Enhanced NetBurst|l=arch}} | * {{intel|Enhanced NetBurst|l=arch}} | ||
| − | + | * {{intel|Core|l=arch}} | |
| − | + | * {{intel|Penryn|l=arch}} | |
| − | + | * {{intel|Nehalem|l=arch}} | |
| − | + | * {{intel|Westmere|l=arch}} | |
| − | + | * {{intel|Sandy Bridge|l=arch}} | |
| − | + | * {{intel|Ivy Bridge|l=arch}} | |
| − | + | * {{intel|Haswell|l=arch}} | |
| − | + | * {{intel|Broadwell|l=arch}} | |
| − | * {{intel|Core | + | * Skylake ({{intel|Skylake|client}}, {{intel|Skylake (server)|server}}) |
| − | * {{intel|Penryn | ||
| − | * {{intel|Nehalem | ||
| − | * {{intel|Westmere | ||
| − | * {{intel|Sandy Bridge | ||
| − | * {{intel|Ivy Bridge | ||
| − | * {{intel|Haswell | ||
| − | * {{intel|Broadwell | ||
| − | * {{intel|Skylake ( | ||
* {{intel|Kaby Lake|l=arch}} | * {{intel|Kaby Lake|l=arch}} | ||
* {{intel|Coffee Lake|l=arch}} | * {{intel|Coffee Lake|l=arch}} | ||
* {{intel|Whiskey Lake|l=arch}} | * {{intel|Whiskey Lake|l=arch}} | ||
| − | * {{intel| | + | * {{intel|Cascade Lake|l=arch}} |
| − | |||
| − | |||
| − | |||
* {{intel|Cannon Lake|l=arch}} ("Skymont") | * {{intel|Cannon Lake|l=arch}} ("Skymont") | ||
| − | * {{intel|Ice Lake | + | * {{intel|Ice Lake|l=arch}} |
| − | * {{intel| | + | * {{intel|Tigerlake|l=arch}} |
| + | * {{intel|Sapphire Rapids|l=arch}} | ||
| + | * {{intel|Granite Rapids|l=arch}} | ||
* {{intel|Alder Lake|l=arch}} | * {{intel|Alder Lake|l=arch}} | ||
| − | * {{intel| | + | * {{intel|Anderson Lake|l=arch}} |
* {{intel|Meteor Lake|l=arch}} | * {{intel|Meteor Lake|l=arch}} | ||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | + | '''ULP ([[x86]]):''' | |
| − | |||
{{collist | {{collist | ||
| − | | count = | + | | count = 2 |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| | | | ||
| − | |||
* {{intel|Bonnell|l=arch}} | * {{intel|Bonnell|l=arch}} | ||
* {{intel|Saltwell|l=arch}} | * {{intel|Saltwell|l=arch}} | ||
| Line 228: | Line 157: | ||
* {{intel|Goldmont|l=arch}} | * {{intel|Goldmont|l=arch}} | ||
* {{intel|Goldmont Plus|l=arch}} | * {{intel|Goldmont Plus|l=arch}} | ||
| − | |||
}} | }} | ||
| − | |||
'''MCU:''' | '''MCU:''' | ||
{{collist | {{collist | ||
| Line 237: | Line 164: | ||
* {{intel|Lakemont|l=arch}} | * {{intel|Lakemont|l=arch}} | ||
}} | }} | ||
| − | |||
'''ULP ([[ARM]]):''' | '''ULP ([[ARM]]):''' | ||
{{collist | {{collist | ||
| Line 249: | Line 175: | ||
* Continued by [[Marvell]] .. | * Continued by [[Marvell]] .. | ||
}} | }} | ||
| − | |||
| − | |||
'''Server (EPIC) ([[Itanium]]):''' | '''Server (EPIC) ([[Itanium]]):''' | ||
{{collist | {{collist | ||
| Line 271: | Line 195: | ||
* {{intel|Kittson|l=arch}} | * {{intel|Kittson|l=arch}} | ||
}} | }} | ||
| − | ''' | + | '''{{intel|MIC Architectures}}:''' |
{{collist | {{collist | ||
| − | | count = | + | | count = 3 |
| − | |||
| | | | ||
| − | |||
| − | |||
* {{intel|Larrabee|l=arch}} | * {{intel|Larrabee|l=arch}} | ||
| − | + | * {{intel|Knights Ferry|l=arch}} | |
| − | + | * {{intel|Knights Corner|l=arch}} | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel|Knights Ferry|l=arch}} | ||
| − | * {{intel|Knights Corner|l=arch}} | ||
* {{intel|Knights Landing|l=arch}} | * {{intel|Knights Landing|l=arch}} | ||
* {{intel|Knights Mill|l=arch}} | * {{intel|Knights Mill|l=arch}} | ||
| Line 294: | Line 207: | ||
* {{intel|Knights Peak|l=arch}} | * {{intel|Knights Peak|l=arch}} | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
'''GPU:''' | '''GPU:''' | ||
{{collist | {{collist | ||
| count = 3 | | count = 3 | ||
| − | | | + | | width = 500px |
| | | | ||
| − | |||
* {{intel|Gen1|l=arch}} | * {{intel|Gen1|l=arch}} | ||
* {{intel|Gen2|l=arch}} | * {{intel|Gen2|l=arch}} | ||
| Line 325: | Line 228: | ||
* {{intel|Gen11|l=arch}} | * {{intel|Gen11|l=arch}} | ||
* {{intel|Gen12|l=arch}} | * {{intel|Gen12|l=arch}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 360: | Line 236: | ||
'''Neuromorphic:''' | '''Neuromorphic:''' | ||
* {{intel|Loihi}} | * {{intel|Loihi}} | ||
| − | |||
'''Artificial Intelligence''' | '''Artificial Intelligence''' | ||
* {{intel|ETANN}} | * {{intel|ETANN}} | ||
'''Quantum:''' | '''Quantum:''' | ||
* {{intel|Surface-17}} | * {{intel|Surface-17}} | ||
| − | |||
'''RAM:''' | '''RAM:''' | ||
* {{intel|3101}} | * {{intel|3101}} | ||
| Line 410: | Line 284: | ||
| | | | ||
* {{\\|Dynamic Tuning}} | * {{\\|Dynamic Tuning}} | ||
| − | |||
| − | |||
* {{\\|Turbo Boost Technology}} (TBT) | * {{\\|Turbo Boost Technology}} (TBT) | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
Facts about "Intel"
| company type | public + |
| founded | July 18, 1968 + |
| founded location | Mountain View, California + |
| founder | Gordon Moore +, Robert Noyce + and Andrew Grove + |
| full page name | intel + |
| headquarters | Santa Clara, California + |
| instance of | semiconductor company + |
| name | Intel + |
| website | http://www.intel.com + |
| wikidata id | Q248 + |
