Semiconductor & Computer Engineering
From WikiChip
Editing intel
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 20: | Line 20: | ||
In addition to [[x86]], Intel used to also design and manufacture [[ARM]]-based chips as well as embed [[ARC]]-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to. | In addition to [[x86]], Intel used to also design and manufacture [[ARM]]-based chips as well as embed [[ARC]]-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Find Chip == | == Find Chip == | ||
| Line 56: | Line 50: | ||
* {{intel|Core i3}} | * {{intel|Core i3}} | ||
* {{intel|Core i5}} | * {{intel|Core i5}} | ||
| − | * {{intel|Core i7}} | + | * {{intel|Core i7|Core i7}} |
* {{intel|Core i7 EE}} | * {{intel|Core i7 EE}} | ||
| − | |||
* {{intel|Core M}} | * {{intel|Core M}} | ||
* {{intel|Core Solo}} | * {{intel|Core Solo}} | ||
| Line 79: | Line 72: | ||
* {{intel|Mobile Pentium II}} | * {{intel|Mobile Pentium II}} | ||
* {{intel|Pentium}} | * {{intel|Pentium}} | ||
| − | |||
* {{intel|Pentium 4}} | * {{intel|Pentium 4}} | ||
* {{intel|Pentium 4 EE}} | * {{intel|Pentium 4 EE}} | ||
| Line 85: | Line 77: | ||
* {{intel|Pentium D}} | * {{intel|Pentium D}} | ||
* {{intel|Pentium EE}} | * {{intel|Pentium EE}} | ||
| − | |||
* {{intel|Pentium II}} | * {{intel|Pentium II}} | ||
* {{intel|Pentium III}} | * {{intel|Pentium III}} | ||
| Line 95: | Line 86: | ||
* {{intel|Pentium MMX}} | * {{intel|Pentium MMX}} | ||
* {{intel|Pentium Pro}} | * {{intel|Pentium Pro}} | ||
| − | |||
* {{intel|PXA}} | * {{intel|PXA}} | ||
* {{intel|Quark}} | * {{intel|Quark}} | ||
| Line 101: | Line 91: | ||
* {{intel|Xeon Bronze}} | * {{intel|Xeon Bronze}} | ||
* {{intel|Xeon D}} | * {{intel|Xeon D}} | ||
| − | |||
* {{intel|Xeon E3}} | * {{intel|Xeon E3}} | ||
* {{intel|Xeon E5}} | * {{intel|Xeon E5}} | ||
| Line 108: | Line 97: | ||
* {{intel|Xeon Platinum}} | * {{intel|Xeon Platinum}} | ||
* {{intel|Xeon Silver}} | * {{intel|Xeon Silver}} | ||
| − | |||
}} | }} | ||
| − | == List of architectures == | + | == List of instruction set architectures == |
{{collist | {{collist | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | * {{ | + | * {{intel|MCS-8/ISA|MCS-8 (8008)}} |
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 133: | Line 118: | ||
* {{intel|P6|l=arch}} | * {{intel|P6|l=arch}} | ||
* {{intel|NetBurst|l=arch}} | * {{intel|NetBurst|l=arch}} | ||
| − | + | * {{intel|Core|l=arch}} | |
| − | + | * {{intel|Penryn|l=arch}} | |
| − | + | * {{intel|Nehalem|l=arch}} | |
| − | + | * {{intel|Westmere|l=arch}} | |
| − | + | * {{intel|Sandy Bridge|l=arch}} | |
| − | + | * {{intel|Ivy Bridge|l=arch}} | |
| − | + | * {{intel|Haswell|l=arch}} | |
| − | + | * {{intel|Broadwell|l=arch}} | |
| − | + | * {{intel|Skylake|l=arch}} | |
| − | * {{intel|Core | ||
| − | * {{intel|Penryn | ||
| − | * {{intel|Nehalem | ||
| − | * {{intel|Westmere | ||
| − | * {{intel|Sandy Bridge | ||
| − | * {{intel|Ivy Bridge | ||
| − | * {{intel|Haswell | ||
| − | * {{intel|Broadwell | ||
| − | * {{intel|Skylake | ||
* {{intel|Kaby Lake|l=arch}} | * {{intel|Kaby Lake|l=arch}} | ||
* {{intel|Coffee Lake|l=arch}} | * {{intel|Coffee Lake|l=arch}} | ||
| − | * {{intel| | + | * {{intel|Cannonlake|l=arch}} ("Skymont") |
| − | + | * {{intel|Icelake|l=arch}} | |
| − | + | * {{intel|Tigerlake|l=arch}} | |
| − | |||
| − | |||
| − | |||
| − | * {{intel| | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel| | ||
}} | }} | ||
| − | + | '''ULP ([[x86]]):''' | |
| − | |||
{{collist | {{collist | ||
| − | | count = | + | | count = 2 |
| − | |||
| | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
* {{intel|Bonnell|l=arch}} | * {{intel|Bonnell|l=arch}} | ||
* {{intel|Saltwell|l=arch}} | * {{intel|Saltwell|l=arch}} | ||
| Line 227: | Line 142: | ||
* {{intel|Airmont|l=arch}} | * {{intel|Airmont|l=arch}} | ||
* {{intel|Goldmont|l=arch}} | * {{intel|Goldmont|l=arch}} | ||
| − | |||
| − | |||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
'''ULP ([[ARM]]):''' | '''ULP ([[ARM]]):''' | ||
{{collist | {{collist | ||
| count = 3 | | count = 3 | ||
| | | | ||
| − | |||
* {{intel|XScale|l=arch}} | * {{intel|XScale|l=arch}} | ||
* {{intel|XScale 2|l=arch}} | * {{intel|XScale 2|l=arch}} | ||
| Line 249: | Line 153: | ||
* Continued by [[Marvell]] .. | * Continued by [[Marvell]] .. | ||
}} | }} | ||
| − | |||
| − | |||
'''Server (EPIC) ([[Itanium]]):''' | '''Server (EPIC) ([[Itanium]]):''' | ||
{{collist | {{collist | ||
| Line 271: | Line 173: | ||
* {{intel|Kittson|l=arch}} | * {{intel|Kittson|l=arch}} | ||
}} | }} | ||
| − | ''' | + | '''Other:''' |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
{{collist | {{collist | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | * {{intel| | + | * {{intel|Larrabee}} |
| − | |||
}} | }} | ||
| − | |||
| − | |||
'''GPU:''' | '''GPU:''' | ||
{{collist | {{collist | ||
| count = 3 | | count = 3 | ||
| − | | | + | | width = 500px |
| | | | ||
| − | |||
* {{intel|Gen1|l=arch}} | * {{intel|Gen1|l=arch}} | ||
* {{intel|Gen2|l=arch}} | * {{intel|Gen2|l=arch}} | ||
| Line 324: | Line 199: | ||
* {{intel|Gen10|l=arch}} | * {{intel|Gen10|l=arch}} | ||
* {{intel|Gen11|l=arch}} | * {{intel|Gen11|l=arch}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 358: | Line 205: | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
* {{intel|3101}} | * {{intel|3101}} | ||
* {{intel|1103}} | * {{intel|1103}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 393: | Line 223: | ||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
| + | | width = 600px | ||
| | | | ||
| − | * {{ | + | * {{intel|Tick-Tock}} |
| − | + | * {{intel|Process-Architecture-Optimization}} (PAO) | |
| − | + | * {{intel|Turbo Boost Technology}} (TBT) | |
| − | + | * {{intel|Process Technology}} | |
| − | |||
| − | * {{ | ||
| − | |||
| − | * {{ | ||
| − | * {{ | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
[[Category:intel]] | [[Category:intel]] | ||
Facts about "Intel"
| company type | public + |
| founded | July 18, 1968 + |
| founded location | Mountain View, California + |
| founder | Gordon Moore +, Robert Noyce + and Andrew Grove + |
| full page name | intel + |
| headquarters | Santa Clara, California + |
| instance of | semiconductor company + |
| name | Intel + |
| website | http://www.intel.com + |
| wikidata id | Q248 + |
