Semiconductor & Computer Engineering
From WikiChip
Editing intel
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 18: | Line 18: | ||
}} | }} | ||
'''Intel Corporation''' is an American [[semiconductor]] company. While most notably known for their development of [[microprocessors]] and [[x86]], Intel also designs and manufactures other [[integrated circuit]]s including [[flash memory]], [[network interface controller]]s, [[GPU]]s, [[chipset]]s, motherboards, and computers. | '''Intel Corporation''' is an American [[semiconductor]] company. While most notably known for their development of [[microprocessors]] and [[x86]], Intel also designs and manufactures other [[integrated circuit]]s including [[flash memory]], [[network interface controller]]s, [[GPU]]s, [[chipset]]s, motherboards, and computers. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Find Chip == | == Find Chip == | ||
* By {{intel|S-Spec}} | * By {{intel|S-Spec}} | ||
| − | == | + | == Processor Families == |
{{collist | {{collist | ||
| count = 4 | | count = 4 | ||
| Line 56: | Line 48: | ||
* {{intel|Core i3}} | * {{intel|Core i3}} | ||
* {{intel|Core i5}} | * {{intel|Core i5}} | ||
| − | * {{intel|Core i7}} | + | * {{intel|Core i7|Core i7}} |
* {{intel|Core i7 EE}} | * {{intel|Core i7 EE}} | ||
| − | |||
* {{intel|Core M}} | * {{intel|Core M}} | ||
* {{intel|Core Solo}} | * {{intel|Core Solo}} | ||
| − | |||
* {{intel|i860}} | * {{intel|i860}} | ||
* {{intel|i960}} | * {{intel|i960}} | ||
| Line 79: | Line 69: | ||
* {{intel|Mobile Pentium II}} | * {{intel|Mobile Pentium II}} | ||
* {{intel|Pentium}} | * {{intel|Pentium}} | ||
| − | |||
* {{intel|Pentium 4}} | * {{intel|Pentium 4}} | ||
* {{intel|Pentium 4 EE}} | * {{intel|Pentium 4 EE}} | ||
| Line 85: | Line 74: | ||
* {{intel|Pentium D}} | * {{intel|Pentium D}} | ||
* {{intel|Pentium EE}} | * {{intel|Pentium EE}} | ||
| − | |||
* {{intel|Pentium II}} | * {{intel|Pentium II}} | ||
* {{intel|Pentium III}} | * {{intel|Pentium III}} | ||
| Line 95: | Line 83: | ||
* {{intel|Pentium MMX}} | * {{intel|Pentium MMX}} | ||
* {{intel|Pentium Pro}} | * {{intel|Pentium Pro}} | ||
| − | |||
| − | |||
* {{intel|Quark}} | * {{intel|Quark}} | ||
* {{intel|Xeon}} | * {{intel|Xeon}} | ||
| − | |||
* {{intel|Xeon D}} | * {{intel|Xeon D}} | ||
| − | |||
* {{intel|Xeon E3}} | * {{intel|Xeon E3}} | ||
* {{intel|Xeon E5}} | * {{intel|Xeon E5}} | ||
* {{intel|Xeon E7}} | * {{intel|Xeon E7}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | == | + | == Instruction set architectures == |
{{collist | {{collist | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | * {{ | + | * {{intel|MCS-8/ISA|MCS-8 (8008)}} |
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | == | + | == Microarchitectures == |
| − | '''Mainstream | + | '''Mainstream:''' |
{{collist | {{collist | ||
| count = 4 | | count = 4 | ||
| | | | ||
| − | * {{intel|80186 | + | * {{intel|80186}} |
| − | * {{intel|80286 | + | * {{intel|80286}} |
| − | * {{intel|80386 | + | * {{intel|80386}} |
| − | * {{intel|80486 | + | * {{intel|80486}} |
| − | * {{intel|P5 | + | * {{intel|P5}} |
| − | * {{intel|P6 | + | * {{intel|P6}} |
| − | * {{intel|NetBurst | + | * {{intel|NetBurst}} |
| − | * {{intel| | + | * {{intel|microarchitectures/Core|Core}} |
| − | + | * {{intel|Penryn}} | |
| − | + | * {{intel|Nehalem}} | |
| − | + | * {{intel|Westmere}} | |
| − | + | * {{intel|Sandy Bridge}} | |
| − | + | * {{intel|Ivy Bridge}} | |
| − | + | * {{intel|Haswell}} | |
| − | + | * {{intel|Broadwell}} | |
| − | + | * {{intel|Skylake}} | |
| − | + | * {{intel|Kaby Lake}} | |
| − | * {{intel|Penryn | + | * {{intel|Coffee Lake}} |
| − | * {{intel|Nehalem | + | * {{intel|Cannonlake}} |
| − | * {{intel|Westmere | + | * {{intel|Icelake}} |
| − | * {{intel|Sandy Bridge | + | * {{intel|Tigerlake}} |
| − | * {{intel|Ivy Bridge | ||
| − | * {{intel|Haswell | ||
| − | * {{intel|Broadwell | ||
| − | * {{intel|Skylake | ||
| − | * {{intel|Kaby Lake | ||
| − | * {{intel|Coffee Lake | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | |||
}} | }} | ||
| − | + | '''ULP:''' | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | '''ULP | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
| − | | | + | | width = 300px |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| | | | ||
| − | + | * {{intel|Bonnell}} | |
| − | + | * {{intel|Saltwell}} | |
| − | + | * {{intel|Silvermont}} | |
| − | + | * {{intel|Airmont}} | |
| − | + | * {{intel|Goldmont}} | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | * {{intel| | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| + | '''Other:''' | ||
| + | * {{intel|Larrabee}} | ||
== Other Chips == | == Other Chips == | ||
| Line 358: | Line 143: | ||
| count = 1 | | count = 1 | ||
| | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
* {{intel|3101}} | * {{intel|3101}} | ||
* {{intel|1103}} | * {{intel|1103}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 393: | Line 161: | ||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
| + | | width = 600px | ||
| | | | ||
| − | * {{ | + | * {{intel|Tick-Tock}} |
| − | + | * {{intel|Process-Architecture-Optimization}} (PAO) | |
| − | + | * {{intel|Turbo Boost Technology}} (TBT) | |
| − | |||
| − | |||
| − | * {{ | ||
| − | |||
| − | * {{ | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
[[Category:intel]] | [[Category:intel]] | ||
Facts about "Intel"
| company type | public + |
| founded | July 18, 1968 + |
| founded location | Mountain View, California + |
| founder | Gordon Moore +, Robert Noyce + and Andrew Grove + |
| full page name | intel + |
| headquarters | Santa Clara, California + |
| instance of | semiconductor company + |
| name | Intel + |
| website | http://www.intel.com + |
| wikidata id | Q248 + |
