From WikiChip
Editing hisilicon/kunpeng

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 73: Line 73:
 
{{see also|hisilicon/microarchitectures/taishan v110|l1=Taishan v110 microarchitecture}}
 
{{see also|hisilicon/microarchitectures/taishan v110|l1=Taishan v110 microarchitecture}}
 
[[File:hi1620 exhibit sign.jpg|right|thumb|Hi1620 on exhibit.]]
 
[[File:hi1620 exhibit sign.jpg|right|thumb|Hi1620 on exhibit.]]
In late 2018, Huawei announced the Kunpeng 920 series, also known as the Hi1620. Manufactured on [[TSMC]]'s [[7 nm process]], those processors are based on the company's custom-designed {{hisilicon|Taishan v110|l=arch}} ARMv 8.2 cores operating at up to 2.6 GHz. All models support up to eight channels of DDR4 memory and up to four-way SMP.
+
In late 2018, Huawei announced the 920 series, also known as the Hi1620. Manufactured on [[TSMC]]'s [[7 nm process]], those processors are based on the company's custom-designed {{hisilicon|Taishan v110|l=arch}} ARMv 8.2 cores operating at up to 2.6 GHz. All models support up to eight channels of DDR4 memory and up to four-way SMP.
  
 
* '''Proc:''' [[7 nm process]]
 
* '''Proc:''' [[7 nm process]]
Line 79: Line 79:
 
* '''TDP:''' 100 W - 200 W
 
* '''TDP:''' 100 W - 200 W
 
* '''Mem:''' Octa-channel DDR4-2933 memory
 
* '''Mem:''' Octa-channel DDR4-2933 memory
* '''I/O:''' x40 PCIe Gen 4 with [[CCIX]] support, 2x 100GbE, RoCEv2, 4x USB 3.0, x16 SAS 3.0, 2x SATA 3.0  
+
* '''I/O:''' x40 PCIe Gen 4, 2x 100GbE, RoCEv2, [[CCIX]], 4x USB 3.0, x16 SAS 3.0, 2x SATA 3.0  
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
designerHiSilicon + and ARM Holdings +
first announced2014 +
full page namehisilicon/kunpeng +
instance ofsystem on a chip family +
instruction set architectureARM +
main designerHiSilicon +
manufacturerTSMC +
nameKunpeng +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +