Semiconductor & Computer Engineering
From WikiChip
Editing chip multiprocessor
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
| − | {{title|Chip Multiprocessor | + | {{title|Chip Multiprocessor}} |
A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | ||
| Line 9: | Line 9: | ||
=== Heterogeneous multi-core architectures === | === Heterogeneous multi-core architectures === | ||
| − | {{empty section}} | + | {{empty section}} |
==== Single and Multi-ISA designs ==== | ==== Single and Multi-ISA designs ==== | ||
| Line 20: | Line 20: | ||
== Multi-core chips == | == Multi-core chips == | ||
{{collist | {{collist | ||
| − | | count = | + | | count = 4 |
| | | | ||
* {{\\|2|2 (dual-core)}} | * {{\\|2|2 (dual-core)}} | ||
| Line 81: | Line 81: | ||
* [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small> | * [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small> | ||
* [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small> | * [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small> | ||
| − | |||
</td></tr> | </td></tr> | ||
<tr><th>'''[[40 cores]]'''</th><td> | <tr><th>'''[[40 cores]]'''</th><td> | ||
| Line 91: | Line 90: | ||
<tr><th>'''[[48 cores]]'''</th><td> | <tr><th>'''[[48 cores]]'''</th><td> | ||
* [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small> | * [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small> | ||
| − | |||
| − | |||
| − | |||
| − | |||
</td></tr> | </td></tr> | ||
<tr><th>'''[[64 cores]]'''</th><td> | <tr><th>'''[[64 cores]]'''</th><td> | ||
| Line 100: | Line 95: | ||
* [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small> | * [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small> | ||
* Phytium {{phytium|FT-2000+}} <small>(2019)</small> | * Phytium {{phytium|FT-2000+}} <small>(2019)</small> | ||
| − | + | </td></tr> | |
<tr><th>'''[[68 cores]]'''</th><td> | <tr><th>'''[[68 cores]]'''</th><td> | ||
* [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small> | * [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small> | ||
| Line 106: | Line 101: | ||
<tr><th>'''[[72 cores]]'''</th><td> | <tr><th>'''[[72 cores]]'''</th><td> | ||
* [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small> | * [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small> | ||
| − | |||
| − | |||
| − | |||
</td></tr> | </td></tr> | ||
<tr><th>'''[[128 cores]]'''</th><td> | <tr><th>'''[[128 cores]]'''</th><td> | ||
| Line 115: | Line 107: | ||
</td></tr> | </td></tr> | ||
<tr><th>'''[[1024 cores]]'''</th><td> | <tr><th>'''[[1024 cores]]'''</th><td> | ||
| − | * [[PEZY]] {{pezy|PEZY- | + | * [[PEZY]] {{pezy|PEZY-SC2}} <small>(2014)</small> |
</td></tr> | </td></tr> | ||
<tr><th>'''[[2048 cores]]'''</th><td> | <tr><th>'''[[2048 cores]]'''</th><td> | ||
