From WikiChip
Revision history of "cavium/octeon tx"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Facts about "OCTEON TX - Cavium"
designerCavium +
first announcedMay 2, 2016 +
full page namecavium/octeon tx +
instance ofsystem on a chip family +
instruction set architectureARMv8 +
main designerCavium +
microarchitectureThunderX +
nameCavium OCTEON TX +
package1676 BGA +, 676 FCBGA + and 555 FCBGA +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +