From WikiChip
Difference between revisions of "cavium/octeon/cn3120-550bg868-nsp"
< cavium‎ | octeon

(Created page with "{{cavium title|CN3120-550 NSP}} {{mpu | name = Cavium CN3120-550 NSP | no image = | image = octeon cn31xx.png | image size =...")
 
Line 52: Line 52:
 
| max memory addr    =  
 
| max memory addr    =  
  
| electrical          =  
+
| electrical          = Yes
| power              =  
+
| power              = 7 W
 
| v core              =  
 
| v core              =  
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 89: Line 89:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
 +
The '''CN3120-550 NSP''' is a {{arch|64}} [[dual-core]] [[MIPS]] network service [[microprocessor]] (NSP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates a two {{cavium|cnMIPS|l=arch}} cores, operates at 555 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network services such as [[encryption]], [[compression]] & decompression, [[RegEx]] engine, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.

Revision as of 02:46, 9 December 2016

Template:mpu The CN3120-550 NSP is a 64-bit dual-core MIPS network service microprocessor (NSP) designed by Cavium and introduced in 2006. This processor, which incorporates a two cnMIPS cores, operates at 555 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network services such as encryption, compression & decompression, RegEx engine, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.