From WikiChip
Editing WikiChip:wanted chips

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 143: Line 143:
  
 
* [[Spreadtrum SC9863]] (8x [[Cortex-A55]] at 1.6 GHz)
 
* [[Spreadtrum SC9863]] (8x [[Cortex-A55]] at 1.6 GHz)
* [[Amlogic S905X3]] (4x [[Cortex-A55]], [[Mali-G31]]MP2)  
+
* [[Amlogic S905X3]] (4x [[Cortex-A55]], [[Mali-G31]]MP2)
 
 
 
 
* [[Broadcom BCM2835]] (1x [[ARM11]], [[VideoCore IV ]])
 
* [[Broadcom BCM2836]] (4x [[Cortex-A7]], [[VideoCore IV ]])
 
* [[Broadcom BCM2837]] (4x [[Cortex-A53]], [[VideoCore IV ]])
 
* [[Broadcom BCM2837B0]] (4x [[Cortex-A53]], [[VideoCore IV ]])
 
* [[Broadcom BCM2711]] (4x [[Cortex-A72]], [[VideoCore IV ]])
 
 
 
  
 
* NXP LX2080A/LX2120A/LX2160A (8x/12x/16x [[Cortex-A72]], 2xDDR4-3200) [https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-communication-process/layerscape-lx2160a-multicore-communications-processor:LX2160A nxp.com Overview]
 
* NXP LX2080A/LX2120A/LX2160A (8x/12x/16x [[Cortex-A72]], 2xDDR4-3200) [https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-communication-process/layerscape-lx2160a-multicore-communications-processor:LX2160A nxp.com Overview]
Line 161: Line 153:
 
=== A series ===
 
=== A series ===
  
* [[Allwinner A10]] (sun4i) 1 x [[Cortex-A8]] CPU-core
+
* [[Allwinner A10]] (sun4i) 1 x Cortex-A8 CPU-core
* [[Allwinner A13]] (sun5i) 1 x [[Cortex-A8]] CPU-core
+
* [[Allwinner A13]] (sun5i) 1 x Cortex-A8 CPU-core
* [[Allwinner A10s]] (sun5i) 1 x [[Cortex-A8]] CPU-core
+
* [[Allwinner A10s]] (sun5i) 1 x Cortex-A8 CPU-core
* [[Allwinner A20]] (sun7i) 2 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A20]] (sun7i) 2 x Cortex-A7 CPU-cores
* [[Allwinner A23]] (sun8i) 2 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A23]] (sun8i) 2 x Cortex-A7 CPU-cores
* [[Allwinner A31]] (sun6i) 4 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A31]] (sun6i) 4 x Cortex-A7 CPU-cores
* [[Allwinner A31s]] (sun6i) 4 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A31s]] (sun6i) 4 x Cortex-A7 CPU-cores
* [[Allwinner A33]] (sun8i) 4 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A33]] (sun8i) 4 x Cortex-A7 CPU-cores
* [[Allwinner A80]] (sun9i) 4 x [[Cortex-A7]] CPU-cores + 4 x [[Cortex-A15]] CPU-cores  
+
* [[Allwinner A80]] (sun9i) 4 x Cortex-A7 CPU-cores + 4 x Cortex-A15 CPU-cores  
* [[Allwinner A83T]] (sun8i) 8 x [[Cortex-A7]] CPU-cores
+
* [[Allwinner A83T]] (sun8i) 8 x Cortex-A7 CPU-cores
* [[Allwinner A64]] (sun50i) 4 x [[Cortex-A53]] CPU-core
+
* [[Allwinner A64]] (sun50i) 4 x Cortex-A53 CPU-core
  
 
=== H series ===
 
=== H series ===
  
* [[Allwinner H2+]] (sun8i) 4 x [[Cortex-A7]] CPU-core  
+
* [[Allwinner H2+]] (sun8i) 4 x Cortex-A7 CPU-core  
* [[Allwinner H3]] (sun8i) 4 x [[Cortex-A7]] CPU-core  
+
* [[Allwinner H3]] (sun8i) 4 x Cortex-A7 CPU-core  
* [[Allwinner H8]] (sun8i) 8 x [[Cortex-A7]] CPU-core
+
* [[Allwinner H8]] (sun8i) 8 x Cortex-A7 CPU-core
* [[Allwinner H5]] (sun50i) 4 x [[Cortex-A53]] CPU-core
+
* [[Allwinner H5]] (sun50i) 4 x Cortex-A53 CPU-core
* [[Allwinner H6]] (sun50i) 4 x [[Cortex-A53]] CPU-core
+
* [[Allwinner H6]] (sun50i) 4 x Cortex-A53 CPU-core
* [[Allwinner H64]] (sun50i) 4 x [[Cortex-A53]] CPU-core
+
* [[Allwinner H64]] (sun50i) 4 x Cortex-A53 CPU-core
  
 
=== R series ===
 
=== R series ===
  
* [[Allwinner R8]] (sun5i) 1 x [[Cortex-A8]] CPU-core
+
* [[Allwinner R8]] (sun5i) 1 x Cortex-A8 CPU-core
* [[Allwinner R16]] (sun8i) 4 x [[Cortex-A7]] CPU-core
+
* [[Allwinner R16]] (sun8i) 4 x Cortex-A7 CPU-core
* [[Allwinner R40]] (sun8i) 4 x [[Cortex-A7]] CPU-core
+
* [[Allwinner R40]] (sun8i) 4 x Cortex-A7 CPU-core
* [[Allwinner R58]] (sun8i) 8 x [[Cortex-A7]] CPU-core
+
* [[Allwinner R58]] (sun8i) 8 x Cortex-A7 CPU-core
  
 
=== V series ===
 
=== V series ===
  
* [[Allwinner V3]] (sun8i) 1 x [[Cortex-A7]] CPU-core
+
* [[Allwinner V3]] (sun8i) 1 x Cortex-A7 CPU-core
* [[Allwinner V3s]] (sun8i) 1 x [[Cortex-A7]] CPU-core
+
* [[Allwinner V3s]] (sun8i) 1 x Cortex-A7 CPU-core
* [[Allwinner V40]] (sun8i) 4 x [[Cortex-A7]] CPU-core
+
* [[Allwinner V40]] (sun8i) 4 x Cortex-A7 CPU-core
  
 
=== F series ===
 
=== F series ===

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)