Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Talk:intel/core i7ee/i7-980x"
(→12 MiB of cache with 8-way associativity sounds suspicious) |
(→12 MiB of cache with 16-way associativity sounds suspicious) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{talk header}} | {{talk header}} | ||
| − | == 12 MiB of cache with | + | == 12 MiB of cache with 16-way associativity sounds suspicious == |
| − | Would mean each way is | + | Would mean each way is 768 kibibytes. Non-power-of two. |
| − | Earlier nehalems with 8 MiB are | + | Earlier nehalems with 8 MiB are 16 x 512 kiB ways, sounds reasonable that this has added 4 similar 512 kiB ways and should be 24-way instead of 16-way? Extending each way into 1.5 MiB does not sound sensible to me. --[[User:Hkultala|Hkultala]] ([[User talk:Hkultala|talk]]) 12:16, 13 November 2018 (EST) |
Latest revision as of 13:17, 13 November 2018
| This is the discussion page for the intel/core i7ee/i7-980x page. |
|
12 MiB of cache with 16-way associativity sounds suspicious[edit]
Would mean each way is 768 kibibytes. Non-power-of two.
Earlier nehalems with 8 MiB are 16 x 512 kiB ways, sounds reasonable that this has added 4 similar 512 kiB ways and should be 24-way instead of 16-way? Extending each way into 1.5 MiB does not sound sensible to me. --Hkultala (talk) 12:16, 13 November 2018 (EST)
