From WikiChip
Search results

  • | arch = 4-bit ...00 Family''' is a [[microprocessor family|family]] of [[4-bit architecture|4-bit]] [[microcontroller]]s developed by [[American Microsystems]] in mid 1970.
    2 KB (280 words) - 00:57, 19 May 2016
  • | arch = 4-bit The '''Epson S1C63''' is a [[microprocessor family|family]] of high-end {{arch|4}} [[microcontroller]]s developed by [[
    5 KB (620 words) - 21:04, 7 February 2016
  • ...e:YUNTEN.gif|right|thumb|250px|An implementation of a [[4-bit architecture|4-bit]], two [[register]] computer made using individual [[7400 series]] [[IC]]s. ...ns 6 individual [[inverters]]. This is contrast with complex ICs such as [[microprocessor]]s and [[microcontroller]]s.
    1 KB (163 words) - 06:06, 18 December 2015
  • '''Fairchild 3805''' was the [[ALU]] for the {{fairchild|PPS-25}} microprocessor system.
    322 bytes (36 words) - 16:13, 13 December 2017
  • ...Devices, Inc.''' ('''AMD''') is a semiconductor company that focuses on [[microprocessor]]s and [[graphic card]]s.
    3 KB (437 words) - 03:14, 20 March 2022
  • ...r TMS 1000) was a [[microprocessor family|family]] of [[4-bit architecture|4-bit]] [[microcontroller]]s designed and manufactured by [[Texas Instruments]] i ...t architecture|8-bit]] microprocessor prototype they went on to design the 4-bit TMS1000 microcontroller series. Boone was later awarded [https://www.google
    6 KB (711 words) - 04:39, 26 April 2017
  • | arch = 4-bit word, 8-bit instruction, BCD-oriented ...chips, including the [[/4004|4004]] CPU which became the first commercial microprocessor. MCS-4 was completed by March 1971, entered production in June, and introdu
    4 KB (433 words) - 22:40, 27 June 2019
  • The '''TMS0100''' (or TMS 0100) was a [[microprocessor family|family]] of single-chip calculators designed and manufactured by [[T
    1 KB (121 words) - 22:16, 16 January 2016
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    4 KB (404 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (401 words) - 14:24, 12 February 2019
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (399 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (400 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (399 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (386 words) - 09:14, 26 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (401 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] released by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (397 words) - 16:22, 13 December 2017
  • ...rchitecture|64-bit]] [[microprocessor]] released by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (398 words) - 16:22, 13 December 2017
  • ...ure|64-bit]] desktop [[microprocessor]] released by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    4 KB (406 words) - 16:22, 13 December 2017
  • ...ure|64-bit]] desktop [[microprocessor]] released by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    4 KB (404 words) - 16:19, 13 December 2017
  • ...ure|64-bit]] desktop [[microprocessor]] released by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (401 words) - 16:19, 13 December 2017
  • ...ture|64-bit]] mobile [[microprocessor]] released by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (396 words) - 16:22, 13 December 2017
  • ...ture|64-bit]] mobile [[microprocessor]] released by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (391 words) - 16:22, 13 December 2017
  • ...ture|64-bit]] server [[microprocessor]] released by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[ This specific microprocessor includes the [[has feature::Crystal Well]] cache.
    3 KB (399 words) - 16:27, 13 December 2017
  • '''Celeron 3855U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (596 words) - 16:15, 13 December 2017
  • '''Celeron 3955U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (596 words) - 16:15, 13 December 2017
  • ...''' is a [[dual-core]] {{arch|64}} [[x86]] entry-level performance desktop microprocessor introduced by [[Intel]] in late 2015. This processor, which is based on the
    4 KB (627 words) - 16:17, 13 December 2017
  • ...2P''' is a [[quad-core]] {{arch|64}} [[x86]] mid-range performance desktop microprocessor introduced by [[Intel]] in late 2015. This processor, which is based on the
    4 KB (627 words) - 16:20, 13 December 2017
  • ...98DU''' is a {{arch|64}} [[dual-core]] high-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (640 words) - 02:21, 16 January 2019
  • ...8DU''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (650 words) - 02:21, 16 January 2019
  • ...e i7-5500DU''' is a {{arch|64}} [[dual-core]] [[x86]] performance mobile [[microprocessor]] introduced by [[Intel]] in early [[2016]]. This processor operates at 2.4
    5 KB (469 words) - 16:22, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]]. This MPU is manufactur
    4 KB (407 words) - 16:22, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (401 words) - 16:22, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (395 words) - 16:22, 13 December 2017
  • ...g 14nm process and incorporates the {{intel|Iris Pro Graphics 6200}}. This microprocessor has configurable TDP-down mode support capable of operating at 600MHz with
    4 KB (424 words) - 16:22, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (405 words) - 16:22, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (460 words) - 15:03, 24 March 2019
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (409 words) - 16:19, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (454 words) - 18:17, 2 November 2019
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (409 words) - 16:19, 13 December 2017
  • ...hitecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14n
    4 KB (415 words) - 16:19, 13 December 2017
  • ...U''' is a {{arch|64}} [[dual-core]] entry-level performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (631 words) - 16:18, 13 December 2017
  • ...87U''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]]
    4 KB (649 words) - 16:20, 13 December 2017
  • | arch = 4-bit The '''Epson S1C60''' is a [[microprocessor family|family]] of low-end {{arch|4}} [[microcontroller]]s developed by [[E
    2 KB (295 words) - 21:03, 7 February 2016
  • A '''microcontroller''' ('''MCU''') is a [[microprocessor]] that contains a few additional components such as [[RAM]], [[ROM]], and p Microcontrollers are [[microprocessor]]s with the necessary components incorporated into them to function as a si
    2 KB (344 words) - 15:51, 21 March 2024
  • The '''32-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [
    1 KB (137 words) - 19:55, 5 December 2019
  • The '''18-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [
    419 bytes (53 words) - 00:50, 17 January 2016
  • ...ce the design of other MPUs such as [[General Instrument]]'s {{gi|CP1600}} microprocessor.
    2 KB (253 words) - 00:33, 19 May 2016
  • ...1600''') was a [[microprocessor family|family]] of {{arch|8}} multi-chip [[microprocessor]] developed by [[Western Digital]] as a derivative of [[digital equipment c
    1 KB (148 words) - 01:04, 19 May 2016
  • | arch = 4-bit words, 8-bit instruction ...ystem - 4-bit word) was a [[microprocessor family|family]] of {{arch|4}} [[microprocessor]] chips designed by [[Rockwell International]] and introduce in 3rd quarter
    3 KB (359 words) - 17:26, 19 May 2016
  • ...system including Rockwell's own {{rockwell|PPS-4}} and {{rockwell|PPS-8}} microprocessor chipsets. The 10696 was designed to interface directly with external TTL ci
    1 KB (160 words) - 03:43, 19 January 2016

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)