From WikiChip
User contributions
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 22:47, 20 December 2019 (diff | hist) . . (+2,096) . . amd/ryzen 7 (→Models: Added Zen 2 Desktop.)
- 22:26, 20 December 2019 (diff | hist) . . (+52) . . amd/ryzen 5 (→See also)
- 21:50, 20 December 2019 (diff | hist) . . (-1) . . amd/ryzen 5/3500x (→Features: 6 cores, 6 threads → smt=No)
- 21:32, 20 December 2019 (diff | hist) . . (+3,019) . . N amd/ryzen 5/3500 (Source: https://www.amd.com/en/product/8981)
- 19:02, 20 December 2019 (diff | hist) . . (-18) . . amd/microarchitectures/zen 3 (→Codenames: Renoir is most likely based on Zen 2.)
- 11:45, 20 December 2019 (diff | hist) . . (+7,699) . . amd/microarchitectures/zen 2 (→Front End: New IF & DE section. Source: AMD Publ #56305 Rev 3.00; Patents US 7,685,406 B2, US 2019/0310845 A1 & related patents.)
- 10:14, 20 December 2019 (diff | hist) . . (0) . . File:zen 2 core diagram.svg (QuietRub uploaded a new version of File:zen 2 core diagram.svg) (current)
- 21:21, 17 December 2019 (diff | hist) . . (+5) . . amd/microarchitectures/zen 2 (→Floating Point Unit: Correction.)
- 18:33, 16 December 2019 (diff | hist) . . (+62) . . amd/microarchitectures/zen (→Memory Subsystem: Clarified load queue depth. Source: AMD Publ. #55723 Rev. 3.00.)
- 17:06, 16 December 2019 (diff | hist) . . (+5,279) . . amd/microarchitectures/zen 2 (→Load-Store Unit: New section. Source: AMD Publ #56305 Rev 3.00)
- 16:31, 16 December 2019 (diff | hist) . . (+564) . . amd/microarchitectures/zen 2 (→Floating Point Unit: A correction, some elucidations, a note on superforwarding, grammar.)
- 22:53, 13 December 2019 (diff | hist) . . (+6,096) . . amd/microarchitectures/zen 2 (→Floating Point: A few more details from AMD Publ #56305 Rev 3.00)
- 07:03, 13 December 2019 (diff | hist) . . (+20) . . amd/microarchitectures/zen 2 (→Individual Core)
- 06:56, 13 December 2019 (diff | hist) . . (+179) . . N File:zen 2 core diagram.svg (AMD Zen 2 core diagram, own work, based on AMD Publication #56305 Rev 3.00 and slides from the 2nd Gen EPYC launch event, August 7, 2019.)
- 14:23, 12 December 2019 (diff | hist) . . (+1,592) . . amd/microarchitectures/zen 2 (→Memory Hierarchy: Source: AMD Publ #56305 Rev 3.00)
- 04:26, 4 December 2019 (diff | hist) . . (+12) . . amd/microarchitectures/zen 2 (Clarified mult. lat. impr. applies to (V)MULSD/PD; measurements confirm.)
- 01:43, 4 December 2019 (diff | hist) . . (+2,128) . . N x86/clzero (Created page with "{{x86 title|CLZERO}}{{x86 isa main}} '''CLZERO''' is an AMD vendor specific {{x86|extensions|x86 instruction}} introduced with the {{amd|Zen|l=arch}} microarchitecture. == Ov...") (current)
- 23:46, 3 December 2019 (diff | hist) . . (+5) . . N User:QuietRub (Created page with "(^_^)")
- 22:27, 1 December 2019 (diff | hist) . . (+112) . . amd/microarchitectures/zen 2 (Added RDPRU & MCOMMIT instr, source AMD Publ #24594 Rev 3.28 & CPUID)
- 05:21, 17 June 2019 (diff | hist) . . (+195) . . amd/microarchitectures/zen 2 (Added WBNOINVD instr as seen in GCC znver2 patch and confirmed at E3 2019.)
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)