Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:E5 v4 LCC.png
Size of this preview: 421 × 599 pixels. Other resolutions: 169 × 240 pixels | 533 × 758 pixels.
Original file (533 × 758 pixels, file size: 94 KB, MIME type: image/png)
Summary
Intel Xeon E5 V4, Low Core Count layout, Intel Presentation.
Licensing
 | This work is copyrighted (or assumed to be copyrighted) and unlicensed. However, it is believed that the use of this work qualifies as fair use under United States copyright law. |
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 19:22, 5 November 2016 | | 533 × 758 (94 KB) | ChipIt (talk | contribs) | Intel {{intel|Xeon E5}} V4, Low Core Count layout, Intel Presentation. |
- You cannot overwrite this file.
File usage
The following 2 pages link to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
| Horizontal resolution | 47.24 dpc |
|---|---|
| Vertical resolution | 47.24 dpc |
