From WikiChip
Difference between revisions of "12-bit architecture"

Line 7: Line 7:
  
 
== 12-bit systems ==
 
== 12-bit systems ==
−
* [[dec/pdp-8|PDP-8]]
+
* {{cdc|160|CDC 160}}
 +
* {{cdc|6600|CDC 6600}}
 +
* {{decc|DECmate|DEC DECmate}}
 +
* {{decc|LINC|DEC LINC}}
 +
* {{decc|LINC-8|DEC LINC-8}}
 +
* {{decc|PDP-5|DEC PDP-5}}
 +
* {{decc|PDP-8|DEC PDP-8}}
 +
* {{decc|PDP-12|DEC PDP-12}}
  
  
 
{{stub}}
 
{{stub}}
 
[[Category:12-bit microprocessors]]
 
[[Category:12-bit microprocessors]]

Revision as of 00:58, 17 January 2016

Architecture word sizes
v · d · e

The 12-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 12 bits or 1.5 octets. These architectures typically have a matching register file with registers width of 12 bits.

12-bit microprocessors

12-bit systems


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=12-bit_architecture&oldid=14627"