- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Hewitt Lake - Cores - Intel    
                
                    < intel
                
	
														Revision as of 08:14, 25 February 2019 by 34.251.184.150 (talk)
| Edit Values | |
| Hewitt Lake | |
| General Info | |
| Designer | Intel | 
| Manufacturer | Intel | 
| Introduction | February 25, 2019 (announced) | 
| Microarchitecture | |
| ISA | x86-64 (x86) | 
| Word Size | 8 octets 64 bit 16 nibbles | 
| Succession | |
Hewitt Lake is codename for Intel's single-chip high-performance low-power dense processors platform based on the Cascade Lake microarchitecture, succeeding Skylake DE.
|   | This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. | 
Facts about "Hewitt Lake - Cores - Intel"
| designer | Intel + | 
| first announced | February 25, 2019 + | 
| instance of | core + | 
| isa | x86-64 + | 
| isa family | x86 + | 
| manufacturer | Intel + | 
| name | Hewitt Lake + | 
| word size | 64 bit (8 octets, 16 nibbles) + |