From WikiChip
R-Car H3 - Renesas
< renesas‎ | r-car
Revision as of 01:38, 23 July 2017 by BCD (talk | contribs) (Created page with "{{renesas title|R-Car H3}} {{mpu}} '''R-Car H3''' is a {{arch|64}} nona-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The H3...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu R-Car H3 is a 64-bit nona-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The H3 incorporates four Cortex-A57 cores, four Cortex-A53 cores, and a single Cortex-R7 core for real-time processing. This chip supports up to quad-channel LPDDR4-3200 memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/h3&oldid=56015"