From WikiChip
CN5734-1000 SSP - Cavium
< cavium‎ | octeon plus
Revision as of 20:42, 28 December 2016 by ChipIt (talk | contribs) (Created page with "{{cavium title|CN5734-1000 SSP}} {{mpu | name = Cavium CN5734-1000 SSP | no image = | image = Octeon CN57xx.svg | image size...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon_plus/cn5734-1000bg1217-ssp&oldid=32225"
Facts about "CN5734-1000 SSP - Cavium"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
CN5734-1000 SSP - Cavium#package + and CN5734-1000 SSP - Cavium#io +
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
core count6 +
designerCavium +
familyOCTEON Plus +
first announcedJune 26, 2007 +
first launchedAugust 2007 +
full page namecavium/octeon plus/cn5734-1000bg1217-ssp +
has ecc memory supporttrue +
has hardware accelerators for cryptographytrue +
has hardware accelerators for data compressiontrue +
has hardware accelerators for data decompressiontrue +
has hardware accelerators for network quality of service processingtrue +
has hardware accelerators for tcp packet processingtrue +
has hardware raid 5 supporttrue +
has hardware raid 6 supporttrue +
instance ofmicroprocessor +
isaMIPS64 +
isa familyMIPS +
l1$ size288 KiB (294,912 B, 0.281 MiB) +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ size192 KiB (196,608 B, 0.188 MiB) +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldateAugust 2007 +
main imageFile:Octeon CN57xx.svg +
manufacturerTSMC +
market segmentStorage +
max cpu count1 +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels2 +
max pcie lanes8 +
microarchitecturecnMIPS +
model numberCN5734-1000 SSP +
nameCavium CN5734-1000 SSP +
packageFCBGA-1217 +
part numberCN5734-1000BG1217-SSP +
process90 nm (0.09 μm, 9.0e-5 mm) +
seriesCN57xx +
smp max ways1 +
supported memory typeDDR2-800 +
technologyCMOS +
thread count6 +
word size64 bit (8 octets, 16 nibbles) +