Semiconductor & Computer Engineering
WikiChip
WikiChip
WikiChip
Home
Random Article
Recent Changes
Chip Feed
The Fuse Coverage
Recent News
ISSCC
IEDM
VLSI
Hot Chips
SuperComputing
Social Media
Twitter
Flipboard
Popular
Companies
Intel
AMD
ARM
Qualcomm
Microarchitectures
Skylake (Client)
Skylake (Server)
Zen
Coffee Lake
Zen 2
Technology Nodes
14 nm
10 nm
7 nm
Architectures
Popular x86
Intel
Client
Skylake
Kaby Lake
Coffee Lake
Ice Lake
Server
Skylake
Cascade Lake
Cooper Lake
Ice Lake
Big Cores
Sunny Cove
Willow Cove
Small Cores
Goldmont
Goldmont Plus
Tremont
Gracemont
AMD
Zen
Zen+
Zen 2
Zen 3
Popular ARM
ARM
Server
Neoverse N1
Zeus
Big
Cortex-A75
Cortex-A76
Cortex-A77
Little
Cortex-A53
Cortex-A55
Cavium
Vulcan
Samsung
Exynos M1
Exynos M2
Exynos M3
Exynos M4
Chips
Popular Families
Intel
Core i3
Core i5
Core i7
Core i9
Xeon D
Xeon E
Xeon W
Xeon Bronze
Xeon Silver
Xeon Gold
Xeon Platinum
AMD
Ryzen 3
Ryzen 5
Ryzen 7
Ryzen Threadripper
EPYC
EPYC Embedded
Ampere
eMAG
Apple
Ax
Cavium
ThunderX
ThunderX2
HiSilicon
Kirin
MediaTek
Helio
NXP
i.MX
QorIQ Layerscape
Qualcomm
Snapdragon 400
Snapdragon 600
Snapdragon 700
Snapdragon 800
Renesas
R-Car
Samsung
Exynos
From WikiChip
Page
Talk
Contributions
Log in
What links here
Related changes
Printable version
Permanent link
Page information
Browse properties
Special Pages
Decrease Size
Increase Size
Normal Size
CN5860-1000 NSP - Cavium
<
cavium
|
octeon plus
Revision as of 23:26, 14 December 2016 by
ChipIt
(
talk
|
contribs
)
(
diff
)
← Older revision
|
Latest revision
(
diff
) |
Newer revision →
(
diff
)
Template:mpu
Facts about "
CN5860-1000 NSP - Cavium
"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a
container
construct and is provided by
Semantic MediaWiki
.
CN5860-1000 NSP - Cavium#package
+
base frequency
1,000 MHz (1 GHz, 1,000,000 kHz)
+
core count
16
+
designer
Cavium
+
family
OCTEON Plus
+
first announced
October 9, 2006
+
first launched
February 2007
+
full page name
cavium/octeon plus/cn5860-1000bg1521-nsp
+
has ecc memory support
true
+
has hardware accelerators for cryptography
true
+
has hardware accelerators for data compression
true
+
has hardware accelerators for data decompression
true
+
has hardware accelerators for network quality of service processing
true
+
has hardware accelerators for regular expression
true
+
has hardware accelerators for tcp packet processing
true
+
instance of
microprocessor
+
isa
MIPS64
+
isa family
MIPS
+
l1$ size
768 KiB (786,432 B, 0.75 MiB)
+
l1d$ description
64-way set associative
+
l1d$ size
256 KiB (262,144 B, 0.25 MiB)
+
l1i$ description
64-way set associative
+
l1i$ size
512 KiB (524,288 B, 0.5 MiB)
+
l2$ description
8-way set associative
+
l2$ size
2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB)
+
ldate
February 2007
+
main image
+
manufacturer
TSMC
+
market segment
Network
+
max cpu count
1
+
max memory bandwidth
11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s)
+
max memory channels
1
+
microarchitecture
cnMIPS
+
model number
CN5860-1000 NSP
+
name
Cavium CN5860-1000 NSP
+
package
FCBGA-1521
+
part number
CN5860-1000BG1521-NSP
+
power dissipation
40 W (40,000 mW, 0.0536 hp, 0.04 kW)
+
process
90 nm (0.09 μm, 9.0e-5 mm)
+
series
CN58xx
+
smp max ways
1
+
supported memory type
DDR2-800
+
technology
CMOS
+
thread count
16
+
word size
64 bit (8 octets, 16 nibbles)
+