From WikiChip
CN3850-400 SCP - Cavium
< cavium‎ | octeon
Revision as of 20:41, 10 December 2016 by ChipIt (talk | contribs)

Template:mpu The CN3850-400 SCP is a 64-bit dodeca-core MIPS secure network communication microprocessor (SNP) designed by Cavium and introduced in 2005. This processor, which incorporates twelve cnMIPS cores, operates at 400 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and encryption. This MPU supports up to 16 GiB of DDR2-800 ECC memory.