From WikiChip
CN3120-300 EXP - Cavium
< cavium‎ | octeon
Revision as of 02:14, 9 December 2016 by ChipIt (talk | contribs)

Template:mpu The CN3120-300 EXP is a 64-bit dual-core MIPS communication microprocessor designed by Cavium and introduced in 2006. This processor, which incorporates two cnMIPS cores, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing such as compression & decompression, RegEx engine, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.