From WikiChip
CN3005 500 MHz CP - Cavium
< cavium‎ | octeon
Revision as of 05:16, 8 December 2016 by ChipIt (talk | contribs) (Created page with "{{cavium title|CN3005 500 MHz CP}} {{mpu | name = Cavium CN3005-500 CP | no image = cn3005-15.png | image = | image size = |...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu The CN3005-500 CP is a 64-bit single-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2005. This processor, which incorporates a single cnMIPS core, operates at 500 MHz and dissipates 4 Watts. This processors includes a number of hardware communication accelerators including units for high-performance packet I/O processing, QoS, and TCP acceleration.

Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon/cn3005-500bg350-cp&oldid=30613"