Template:mpu
Helio P15 (MT6755T?) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and introduced in early-2016. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 28 nm process, operates at up to 2.2 GHz and supports single-channel LPDDR3-933. This chip incorporates the Mali-T880 IGP operating at 800 MHz. This SoC has a modem supporting LTE User Equipment (UE) category 6.
This processor is made of two independent clusters of Cortex-A53 with four cores each linked together via a CCI-400. The two clusters have a maximum operating frequency of 2.2 GHz and 1.2 GHz respectively.
The Helio P15 is identical to the Helio P10 with higher clock speeds for both the GPU and CPU.
Template:unknown feactures
Cache
- Main article: Cortex-A53 § Cache
[Edit/Modify Cache Info]
|
Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.
|
L1$ | 512 KiB 524,288 B 0.5 MiB
| L1I$ | 256 KiB 262,144 B 0.25 MiB
| 8x32 KiB | 2-way set associative | |
---|
L1D$ | 256 KiB 262,144 B 0.25 MiB
| 8x32 KiB | 4-way set associative | |
---|
|
---|
| L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB
| | | 2x1 MiB | 16-way set associative | |
---|
|
---|
|
Memory controller
[Edit/Modify Memory Info]
|
Integrated Memory Controller
|
Max Type | LPDDR3-933 |
---|
Supports ECC | No |
---|
Max Mem | 4 GiB |
---|
Controllers | 1 |
---|
Channels | 1 |
---|
Max Bandwidth | 6.95 GiB/s 7,116.8 MiB/s 7.463 GB/s 7,462.506 MB/s 0.00679 TiB/s 0.00746 TB/s
|
---|
Bandwidth |
Single 6.95 GiB/s
|
|
Expansions
Graphics
[Edit/Modify IGP Info]
|
Integrated Graphics Information
|
GPU | Mali-T860 |
Designer | ARM Holdings |
Execution Units | 2 |
|
Frequency | 800 MHz 0.8 GHz 800,000 KHz
|
---|
Output | DSI |
---|
| Max Resolution | |
---|
| Standards | Direct3D | 11.2 |
---|
OpenGL | 3.2 | OpenCL | 1.2 | OpenGL ES | 3.2 | OpenVG | 1.1 | Vulkan | 1.0 |
|
|
Wireless
Wireless Communications |
Wi-Fi |
WiFi | |
---|
Cellular |
2G | CSD | | Yes | GSM | | Yes | GPRS | | Yes | EDGE | | Yes |
|
---|
3G | UMTS | TD-SCDMA | Yes | DC-HSDPA | Yes | HSUPA | Yes | |
|
|
---|
4G | |
---|
Image
- Integrated image signal processor supports 21 MP
- Supports image stabilization
- Supports video stabilization
- Supports noise reduction
- Supports lens shading correction
- Supports AE/AWB/AF
- Supports edge enhancement
- Supports face detection and visual tracking
- Hardware JPEG encoder
Video
- HEVC decoder 4k2k @ 30fps
- H.264 decoder (30fps/40Mbps)
- Sorenson H.263/H.263 decoder (1080p @ 60fps/40Mbps)
- MPEG-4 SP/ASP decoder (1080p @ 60fps/40Mbps)
- DIVX4/DIVX5/DIVX6/DIVX HD/XVID decoder (1080p @ 60fps/40Mbps)
- VP8 / VC-1 decoders
- MPEG-4 / H.263 / H.264 / HEVC encoders
Audio
- Audio content sampling rates 8kHz to 192kHz
- Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
- I2S, PCM
- Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
- Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
- 7.1 channel MHL output
Utilizing devices
This list is incomplete; you can help by expanding it.