From WikiChip
PEZY-SC2 - PEZY
< pezy‎ | pezy-scx
Revision as of 17:57, 6 September 2016 by ChipIt (talk | contribs) (Created page with "{{pezy title|PEZY-SC2}} {{mpu | name = PEZY-SC2 | no image = Yes | image = | image size = | caption = | designe...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu PEZY-SC2 (PEZY Super Computer 2) is third generation many-core microprocessor developed by PEZY set to be released in late 2016 or early 2017. The SC2 is planned to have 4096 cores, 4 times as many cores as its predecessor. Unlike the PEZY-SC which had 2 ARM926, the SC2 will likely be replaced with a number of 64-bit MIPS cores based on PEZY Computing's IP deal with Imagination Technologies.

PEZY-SC2 is planned to operate at 1 GHz and consume around 100 W while delivering performance in the order of 16.4 TFLOPS (single-precision) and 8.2 TFLOPS (double precision). The PEZY-SC2 is designed using over 2.4 billion gates and will be manufactured on TSMC's 16 nm process.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.