From WikiChip
Xeon E3-1505L V5 - Intel
< intel
Revision as of 14:56, 4 May 2016 by ChipIt (talk | contribs)

Template:mpu The Xeon E3-1505L V5 is 64-bit x86 quad-core microprocessor for introduced by Intel in October 2015. This entry-level Skylake-based embedded processor operates at 2 GHz with turbo boost of 2.8 GHz. This chip has a TDP of 25 Watts. The MPU supports up to 64 GB of dual-channel DDR3/4 and has the HD Graphics P530 IGP.

Cache

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
4x32 KB 8-way set associative (per core, write-back)
L1D$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
4x32 KB 8-way set associative (per core, write-back)
L2$ 1 MB
"MB" is not declared as a valid unit of measurement for this property.
4x256 KB 4-way set associative (per core)
L3$ 8 MB
"MB" is not declared as a valid unit of measurement for this property.
4x2 MB

Graphics

Integrated Graphic Information
GPU Intel HD Graphics P530
Device ID 0x191D
Execution Units 24
Displays 3
Frequency 350 MHz
0.35 GHz
350,000 KHz
Max frequency 1 GHz
1,000 MHz
1,000,000 KHz
Max memory 1.7 GB
"GB" is not declared as a valid unit of measurement for this property.
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12.1
OpenGL 4.4
OpenCL 2.0
HDMI 1.4
DP 1.2
eDP 1.3
Max HDMI Res 4096x2160 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Clear Video

Memory controller

Integrated Memory Controller
Type LPDDR3-1600, LPDDR3-1866, DDR4-1866, DDR4-2133
Controllers 1
Channels 2
ECC Support Yes
Max bandwidth 34.1 GB/s
Max memory 64 GB

Expansions

Template:mpu expansions

Features

Template:mpu features

device id0x191D +
has featureintegrated gpu +
integrated gpuIntel HD Graphics P530 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu max frequency1,000 MHz (1 GHz, 1,000,000 KHz) +
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description4-way set associative +