From WikiChip
20-bit architecture
Revision as of 23:02, 16 January 2016 by ChipIt (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Architecture word sizes
v · d · e

The 20-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 20 bits or 2.5 octets. These architectures typically have a matching register file with registers width of 20 bits.


20-bit microprocessors


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=20-bit_architecture&oldid=14610"