From WikiChip
i5-6287U - Intel
< intel‎ | core i5
Revision as of 02:57, 8 January 2016 by ChipIt (talk | contribs)

Template:mpu The Intel Core i5-6287U is a dual core 64-bit microprocessor set to be released by Intel in 2016. The microprocessor is based on the Skylake microarchitecture, manufactured using 14nm process and incorporates the Iris Graphics 550. This MPU supports configurable TDP down mode allowing for a cTDP down of 23W.

Cache

Cache Info [Edit Values]
L1$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
L1I$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
4x32 KB 8-way set associative (per core, write-back)
L1D$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
4x32 KB 8-way set associative (per core, write-back)
L2$ 512 KB
"KB" is not declared as a valid unit of measurement for this property.
2x256 KB 2x256 KB 8-way set associative, per core, write-back (per core, write-back)
L3$ 4 MB
"MB" is not declared as a valid unit of measurement for this property.
4 MB shared shared

Graphics

Integrated Graphic Information
GPU Intel Iris Graphics 550
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 1000 MHz
1 GHz
1,000,000 KHz
Max memory 1700 MB
"MB" is not declared as a valid unit of measurement for this property.
Output DisplayPort, Embedded DisplayPort, HDMI, VGA, DVI
DirectX 12
OpenGL 4.4
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Max VGA Res 1920x1200 @60 Hz

Memory controller

Integrated Memory Controller
Type DDR4-2133, LPDDR3-1866, DDR3L-1600
Controllers 1
Channels 2
ECC Support No
Max bandwidth 34,100 MB/s
Max memory 32,768 MB

Expansions

Template:mpu expansions

Features

Template:mpu features

Facts about "Core i5-6287U - Intel"
has featureintegrated gpu +
integrated gpuIntel Iris Graphics 550 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency1,000 MHz (1 GHz, 1,000,000 KHz) +
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description2x256 KB 8-way set associative, per core, write-back +
l3$ descriptionshared +