-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:nor gate using negated inputs.svg
Revision as of 22:27, 20 December 2015 by BCD (talk | contribs) (NAND gate using inversion bubbles on the inputs.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Size of this PNG preview of this SVG file: 88 × 39 pixels. Other resolution: 320 × 142 pixels.
Original file (SVG file, nominally 88 × 39 pixels, file size: 5 KB)
Summary[edit]
NAND gate using inversion bubbles on the inputs.
Licensing[edit]
I, the copyright holder of this work, hereby release it into the public domain. This applies worldwide. If this is not legally possible: |
File history
Click on a date/time to view the file as it appeared at that time.
Date/Time | Thumbnail | Dimensions | User | Comment | |
---|---|---|---|---|---|
current | 22:27, 20 December 2015 | 88 × 39 (5 KB) | BCD (talk | contribs) | NAND gate using inversion bubbles on the inputs. |
- You cannot overwrite this file.
File usage
The following page links to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
Width | 88.000008 |
---|---|
Height | 39.150002 |