From WikiChip
Alpine - Annapurna Labs (Amazon)
< annapurna labs
Revision as of 14:10, 25 October 2024 by 2a02:a45b:349c:1:415b:47ef:45d2:a633 (talk) (Members)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Alpine
Developer Annapurna Labs
Manufacturer TSMC
Type system on chips
Introduction January 6, 2016 (announced)
January 6, 2016 (launch)
ISA ARM
µarch ARM7, Cortex-A15, Cortex-A57, Cortex-A72
Word size 32 bit
4 octets
8 nibbles
, 64 bit
8 octets
16 nibbles
Technology CMOS
Graviton

Alpine is a family of ARM SoCs designed by Annapurna Labs and introduced in 2016 for embedded networking devices. Alpine chips are found in various home gateways, routers, NAS devices, and other network devices. This series of SoCs was phased out in 2018 as the company shifted focus to high-performance server processors, Graviton, following the company's acquisition by Amazon.

Members[edit]

designerAnnapurna Labs +
first announcedJanuary 6, 2016 +
first launchedJanuary 6, 2016 +
full page nameannapurna labs/alpine +
instance ofsystem on a chip family +
instruction set architectureARM +
main designerAnnapurna Labs +
manufacturerTSMC +
microarchitectureARM7 +, Cortex-A15 +, Cortex-A57 + and Cortex-A72 +
nameAlpine +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +