• alchemy/au1250-400mgf
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  5 KB (668 words) - 01:57, 19 March 2022
• alchemy/au1250-500mgd
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  5 KB (661 words) - 01:58, 19 March 2022
• alchemy/au1250-500mgf
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  5 KB (668 words) - 01:59, 19 March 2022
• alchemy/au1250-600mgd
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  5 KB (648 words) - 02:00, 19 March 2022
• alchemy/au1250-700mgd
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  5 KB (641 words) - 02:05, 19 March 2022
• alchemy/alchemy
  | type = Microprocessor, System on a Chip ...ry controllers, and other high speed peripherals are linked by an internal System Bus (SBUS) which carries a 36-bit physical address, 32-bit data, and a byte
  31 KB (4,972 words) - 03:09, 20 March 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)