• samsung/microarchitectures/m1
  ** 2.3 GHz for multi-core workloads
  13 KB (1,962 words) - 14:48, 21 February 2019
• intel/cores/cascade lake sp
  ...VNNI|AVX512}} [[x86]] {{x86|extension}} for neural network / deep learning workloads, and introduces [[persistent memory]] support. Cascade Lake SP-based chips
  9 KB (1,291 words) - 13:48, 27 February 2020
• ampere computing/emag
  ...esign that started out by [[AppliedMicro]]. eMAG processors targets server workloads capable of taking advantage of a high core count with high throughput.
  4 KB (518 words) - 12:59, 19 May 2021
• flops
  ...n order to evaluate the peak theoretical performance of various scientific workloads. Traditionally, the FLOPS of a microprocessor could be calculated using the
  10 KB (1,204 words) - 15:03, 25 January 2023
• intel/configurable spatial accelerator
  ...w control in order to support real-world applications. Targeting different workloads, certain processing elements can be made to target specific applications su
  14 KB (2,130 words) - 20:19, 2 October 2018
• intel/microarchitectures/lakefield
  ...The big {{\\|Sunny Cove}} core is designed for high-performance and bursty workloads while light-weight and threaded applications can utilize the {{\\|Tremont}} ...OS/SW regarding the power and performance characteristics of the workload. Workloads that exhibit performance or high responsiveness are given an indication to
  5 KB (769 words) - 06:44, 14 August 2021
• central processing unit
  ...apabilities, called [[ISA extensions]], designed to accelerate specialized workloads. The term 'central' comes from the fact that the CPU is the main processing
  1 KB (148 words) - 01:16, 16 September 2019
• centaur/microarchitectures/cha
  ...sor "free" on-die along with the standard server-class x86 cores. For many workloads, the on-die specialized inference acceleration means it's no longer require ...ling operations), and various other specialized functions. Under normal ML workloads, broadcast and rotate are done on almost every cycle in order to reshape th
  24 KB (3,792 words) - 04:37, 30 September 2022
• eta compute/ecm353x/ecm3532
  ...ercial [[neural processor|AI edge processor]] in the world with typical AI workloads running at well under 1 mA for total power consumption of less than a singl
  3 KB (460 words) - 02:24, 12 February 2020
• intel/cores/cascade lake r
  ...VNNI|AVX512}} [[x86]] {{x86|extension}} for neural network / deep learning workloads, and introduces [[persistent memory]] support. Cascade Lake R-based chips a
  8 KB (1,098 words) - 11:25, 28 February 2020
• cea-leti/microarchitectures/tsarlet
  .... The L3 cache is shared by all the cores and clusters with more demanding workloads allocating more portions. Cache coherency for the L1 and I/O is maintained
  12 KB (1,895 words) - 10:17, 27 March 2020
• arm holdings/microarchitectures/cortex-a510
  ...to the complex and is shared by both Cortex-A510's. Because typical vector workloads will usually be assigned to the [[big cores]], the VPU utilization on the [
  15 KB (2,282 words) - 11:20, 10 January 2023

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)