Template:mpu The Xeon E5-2699R v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This embedded server MPU is designed for low-power 2S environments. Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache

Cache Info [Edit Values]
L1I$	704 KiB 720,896 B 0.688 MiB	22x32 KiB 8-way set associative (per core, write-back)
L1D$	704 KiB 720,896 B 0.688 MiB	22x32 KiB 8-way set associative (per core, write-back)
L2$	5.5 MiB 5,632 KiB 5,767,168 B 0.00537 GiB	22x256 KiB 8-way set associative (per core, write-back)
L3$	55 MiB 56,320 KiB 57,671,680 B 0.0537 GiB	22x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type	DDR4-2400
Controllers	1
Channels	4
ECC Support	Yes
Max bandwidth	71.53 GiB/s
Bandwidth (single)	17.88 GiB/s
Bandwidth (dual)	35.76 GiB/s
Max memory	1,536 GiB
Physical Address Extensions	46 bit

Expansions

[Edit/Modify Expansions Info]

	Expansion Options
	PCIe Revision 3.0 Max Lanes 40 Configs x4, x16

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX MMX Extension SSE Streaming SIMD Extensions SSE2 Streaming SIMD Extensions 2 SSE3 Streaming SIMD Extensions 3 SSSE3 Supplemental SSE3 AVX Advanced Vector Extensions AVX2 Advanced Vector Extensions 2 BMI1 Bit Manipulation Instruction Set 1 BMI2 Bit Manipulation Instruction Set 2 FMA3 3-Operand Fused-Multiply-Add AES AES Encryption Instructions F16C 16-bit Floating Point Conversion NX No-eXecute HT Hyper-Threading TBT 2.0 Turbo Boost Technology 2.0 EIST Enhanced SpeedStep Technology TXT Trusted Execution Technology (SMX) vPro Intel vPro EPT Extended Page Tables (SLAT) TSX Transactional Synchronization Extensions