From WikiChip
Xeon E5-2689 v4 - Intel
< intel‎ | xeon e5
Revision as of 14:48, 13 December 2017 by ChippyBot (talk | contribs) (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}})

Template:mpu The Xeon E5-2689 v4 is a 64-bit deca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for standard 2S environments. Operating at 3.1 GHz with a turbo boost frequency of 3.8 GHz for a single active core, this MPU has a TDP of 165 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 320 KiB
327,680 B
0.313 MiB
10x32 KiB 8-way set associative (per core, write-back)
L1D$ 320 KiB
327,680 B
0.313 MiB
10x32 KiB 8-way set associative (per core, write-back)
L2$ 2.5 MiB
2,560 KiB
2,621,440 B
0.00244 GiB
10x256 KiB 8-way set associative (per core, write-back)
L3$ 25 MiB
25,600 KiB
26,214,400 B
0.0244 GiB
10x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2689_v4&oldid=69791"
Facts about "Xeon E5-2689 v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2689 v4 - Intel#io +
base frequency3,100 MHz (3.1 GHz, 3,100,000 kHz) +
bus links2 +
bus rate9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) +
bus speed4,800 MHz (4.8 GHz, 4,800,000 kHz) +
bus typeQPI +
chipsetC610 Series +
clock multiplier31 +
core count10 +
core family6 +
core model4F +
core nameBroadwell EP +
core steppingB0 +
core voltage1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid406F1 +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon E5 +
first announcedJune 20, 2016 +
first launchedJune 20, 2016 +
full page nameintel/xeon e5/e5-2689 v4 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
io voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance3% +
isax86-64 +
isa familyx86 +
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description8-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description8-way set associative +
l2$ size2.5 MiB (2,560 KiB, 2,621,440 B, 0.00244 GiB) +
l3$ description20-way set associative +
l3$ size25 MiB (25,600 KiB, 26,214,400 B, 0.0244 GiB) +
ldateJune 20, 2016 +
manufacturerIntel +
market segmentServer +
max case temperature325.15 K (52 °C, 125.6 °F, 585.27 °R) +
max cpu count2 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes40 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureBroadwell +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberE5-2689 v4 +
nameXeon E5-2689 v4 +
part numberCM8066002648200 +
platformGrantley EP 2S +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,723.00 (€ 2,450.70, £ 2,205.63, ¥ 281,367.59) +
s-specSR2T7 +
s-spec (qs)QK7Z +
seriesE5-2000 +
smp max ways2 +
tdp165 W (165,000 mW, 0.221 hp, 0.165 kW) +
technologyCMOS +
thread count20 +
transistor count3,200,000,000 +
turbo frequency (10 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (1 core)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (2 cores)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (3 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (4 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (5 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (6 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (7 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (8 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (9 cores)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +