Template:mpu The Xeon E5-2698 v4 is a 64-bit icosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache

Cache Info [Edit Values]
L1I$	640 KiB 655,360 B 0.625 MiB	20x32 KiB 8-way set associative (per core, write-back)
L1D$	640 KiB 655,360 B 0.625 MiB	20x32 KiB 8-way set associative (per core, write-back)
L2$	5 MiB 5,120 KiB 5,242,880 B 0.00488 GiB	20x256 KiB 8-way set associative (per core, write-back)
L3$	50 MiB 51,200 KiB 52,428,800 B 0.0488 GiB	20x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type	DDR4-2400
Controllers	1
Channels	4
ECC Support	Yes
Max bandwidth	71.53 GiB/s
Bandwidth (single)	17.88 GiB/s
Bandwidth (dual)	35.76 GiB/s
Max memory	1,536 GiB
Physical Address Extensions	46 bit

Benchmarks

[Edit Benchmarks]