- 
         WikiChip 
        WikiChip
 - 
        
             Architectures 
        Popular x86
- 
                                
Intel
- Client
 - Server
 - Big Cores
 - Small Cores
 
 - 
                                
AMD
 
Popular ARM
- 
                                
ARM
- Server
 - Big
 - Little
 
 - 
                                
Cavium
 - 
                                
Samsung
 
 - 
                                
 - 
         Chips 
        Popular Families
- 
                                
Ampere
 - 
                                
Apple
 - 
                                
Cavium
 - 
                                
HiSilicon
 - 
                                
MediaTek
 - 
                                
NXP
 - 
                                
Qualcomm
 - 
                                
Renesas
 - 
                                
Samsung
 
 - 
                                
 
From WikiChip
					
    AMD-K6-IIIE+/400ATZ  - AMD    
                	
														Template:mpu AMD-K6-IIIE+/400ATZ is a 32-bit x86 embedded microprocessor designed by AMD and introduced in late 2000. This MPU which was manufactured on a 0.18 µm process, based on K6-III microarchitecture, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. This chip had a TDP of 9.5 W.
Cache
- Main article: K6-III § Cache
 
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ |  32 KiB 32,768 B   0.0313 MiB  | 
1x32 KiB 2-way set associative | 
| L1D$ |   32 KiB 32,768 B   0.0313 MiB  | 
1x32 KiB 2-way set associative | 
| L2$ |   256 KiB 0.25 MiB   262,144 B 2.441406e-4 GiB  | 
1x256 KiB 4-way set associative (shared) | 
Graphics
This processors has no integrated graphics processing unit.
Features
- Auto-power down state
 - Stop clock state
 - Halt state
 
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-iii%2B/amd-k6-iiie%2B-400atz&oldid=46482"
Facts about "AMD-K6-IIIE+/400ATZ  - AMD"
| l1d$ description | 2-way set associative + | 
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + | 
| l1i$ description | 2-way set associative + | 
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + | 
| l2$ description | 4-way set associative + | 
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |