From WikiChip
PEZY-SC3 - PEZY
< pezy‎ | pezy-scx
Revision as of 05:00, 23 June 2017 by Inject (talk | contribs)

PEZY-SC3 (PEZY Super Computer 3) is fourth generation many-core microprocessor planned by PEZY. The SC3 is planned to have at least 8192 cores, twice as many cores as its predecessor.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3600
Supports ECCYes
Controllers4
Channels4
Max Bandwidth107.3 GiB/s
109,875.2 MiB/s
115.212 GB/s
115,212.498 MB/s
0.105 TiB/s
0.115 TB/s
Bandwidth
Quad 107.3 GiB/s

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
MemoryWide I/O
Rate2,000 MHz
Width3,072 bit
Channels8
Max Bandwidth11.18 TiB/s
11,448.32 GiB/s
11,723,079.68 MiB/s
12,292.54 GB/s
12,292,539.999 MB/s
12.293 TB/s
Facts about "PEZY-SC3 - PEZY"
has ecc memory supporttrue + and false +
max memory bandwidth107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + and 11,448.32 GiB/s (11,723,079.68 MiB/s, 12,292.54 GB/s, 12,292,539.999 MB/s, 11.18 TiB/s, 12.293 TB/s) +
max memory channels4 + and 8 +
supported memory typeDDR4-3600 +