- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    CN5750-600 SSP  - Cavium    
                
                    < cavium | octeon plus
                
	
														Template:mpu CN5750-600 SSP is a 64-bit dodeca-core MIPS secure storage processor (SSP) designed by Cavium and introduced in 2007. This processor, which incorporates twelve cnMIPS cores, operates at 600 MHZ and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, encryption, networking, TCP & QoS acceleration.