- 
         WikiChip 
        WikiChip
 - 
        
             Architectures 
        Popular x86
- 
                                
Intel
- Client
 - Server
 - Big Cores
 - Small Cores
 
 - 
                                
AMD
 
Popular ARM
- 
                                
ARM
- Server
 - Big
 - Little
 
 - 
                                
Cavium
 - 
                                
Samsung
 
 - 
                                
 - 
         Chips 
        Popular Families
- 
                                
Ampere
 - 
                                
Apple
 - 
                                
Cavium
 - 
                                
HiSilicon
 - 
                                
MediaTek
 - 
                                
NXP
 - 
                                
Qualcomm
 - 
                                
Renesas
 - 
                                
Samsung
 
 - 
                                
 
From WikiChip
					
    CN5840-900 NSP  - Cavium    
                
                    < cavium | octeon plus
                
	
														Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon_plus/cn5840-900bg1521-nsp&oldid=31819"
Facts about "CN5840-900 NSP  - Cavium"
| has ecc memory support | true + | 
| l1$ size | 384 KiB (393,216 B, 0.375 MiB) + | 
| l1d$ description | 64-way set associative + | 
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l1i$ description | 64-way set associative + | 
| l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + | 
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + | 
| max memory channels | 1 + | 
| supported memory type | DDR2-800 + |