From WikiChip
CN3860-500 EXP - Cavium
< cavium‎ | octeon
Revision as of 19:16, 10 December 2016 by ChipIt (talk | contribs) (Created page with "{{cavium title|CN3860-500 EXP}} {{mpu | name = Cavium CN3860-500 EXP | no image = | image = octeon cn38xx.png | image size =...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

has ecc memory supporttrue +
has hardware accelerators for data compressiontrue +
has hardware accelerators for data decompressiontrue +
has hardware accelerators for network quality of service processingtrue +
has hardware accelerators for regular expressiontrue +
has hardware accelerators for tcp packet processingtrue +
l1$ size640 KiB (655,360 B, 0.625 MiB) +
l1d$ description64-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description64-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels1 +
supported memory typeDDR2-800 +