From WikiChip
CN3630-600 EXP - Cavium
< cavium‎ | octeon
Revision as of 02:44, 10 December 2016 by ChipIt (talk | contribs) (Created page with "{{cavium title|CN3630-600 EXP}} {{mpu | name = Cavium CN3630-600 EXP | no image = | image = octeon cn38xx.png | image size =...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon/cn3630-600bg1521-exp&oldid=31253"
Facts about "CN3630-600 EXP - Cavium"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
CN3630-600 EXP - Cavium#package +
base frequency600 MHz (0.6 GHz, 600,000 kHz) +
core count4 +
core namecnMIPS +
designerCavium +
familyOCTEON +
first announcedAugust 2005 +
first launchedAugust 2005 +
full page namecavium/octeon/cn3630-600bg1521-exp +
has ecc memory supporttrue +
has hardware accelerators for data compressiontrue +
has hardware accelerators for data decompressiontrue +
has hardware accelerators for network quality of service processingtrue +
has hardware accelerators for regular expressiontrue +
has hardware accelerators for tcp packet processingtrue +
instance ofmicroprocessor +
isaMIPS64 +
isa familyMIPS +
l1$ size160 KiB (163,840 B, 0.156 MiB) +
l1d$ description64-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description64-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldateAugust 2005 +
main imageFile:octeon cn38xx.png +
manufacturerTSMC +
market segmentNetworking +
max cpu count1 +
max memory16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) +
max memory bandwidth5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) +
max memory channels1 +
microarchitecturecnMIPS +
model numberCN3630-600 EXP +
nameCavium CN3630-600 EXP +
packageFCBGA-1521 +
part numberCN3630-600BG1521-EXP +
process130 nm (0.13 μm, 1.3e-4 mm) +
seriesCN3600 +
smp max ways1 +
supported memory typeDDR2-800 +
technologyCMOS +
thread count4 +
word size64 bit (8 octets, 16 nibbles) +