- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Core i3-6100T  - Intel    
                	
														Template:mpu Core i3-6100T is a 64-bit dual-core low-end desktop microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 3.2 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.
Cache
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. | 2x32 KB 8-way set associative (per core, write-back) | 
| L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. | 2x32 KB 8-way set associative (per core, write-back) | 
| L2$ | 512 KB "KB" is not declared as a valid unit of measurement for this property. | 2x256 KB 4-way set associative (per core, write-back) | 
| L3$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. | shared | 
Facts about "Core i3-6100T  - Intel"
| l1d$ description | 8-way set associative + | 
| l1i$ description | 8-way set associative + | 
| l2$ description | 4-way set associative + | 
| l3$ description | shared + |