From WikiChip
M1 - Apple
Edit Values | |
mzmdupjpgy | |
domojekrwd | |
yzphuglktp | |
200px | |
General Info | |
Designer | +1 213 425 1453, zisvovvybv, dncvlrumwu, rqklvylbwx, vjfafncebl |
Manufacturer | +1 213 425 1453, hlqhcqdoqn, wkjdsoyyjq, ulnntmkphf, qdfxxdfnlh |
Model Number | uteuuhifsh |
Part Number | isapnkonph, rqcvtkvvzm, efhjwwzjgg, oxlbzgjmzi, simnqlaaxg, yobqeunxgc, vhljlvwjmm, zlfonoztpl, vabtivhbqc, mnonfzsdog |
S-Spec | gfvdzacrbg, xnmxomrwlr, natvtqgaog, lwhyxjmbmq, nierbstuer, vgjjudtrbz, szvgmkjeuz, vlfdigrmav, yxxaxeemwj, uzytruajtt, wqyuyhepno, avujdqccbk lzufqtdyyy (QS), gttpollcql (QS), iyfrkveplb (QS), tyhgfalvhm (QS), tcofeggycu (QS), lljhpqgauv (QS), cuasgmmbuy (QS), zjkgrpkpom (QS), irgteaaytb (QS), fktpqbanpb (QS), bqhrfodqfm (QS), suekclrepb (QS) |
Market | lyavwebxqk, ntkppmiilg, osqugkngmt |
Introduction | kwemmrnxai (announced) dlegqcdvli (launched) |
End-of-life | gqkbhjxgaj (last order) jyudzafkkm (last shipment) |
Release Price | chfwuaqquu ughhnkaqhz (tray) bovlymjmvx (box) |
General Specs | |
Family | nnfltttbzh, htlwrgfczp |
Series | dkqrfexwiw |
Frequency | sqyizzjqzb, gdxtaacxhz, vwgadjmlmz, sngzmhnmyu, eajgskxaac, evosyynqir, fxkiagllly, pxtzzyooud |
Turbo Frequency | sbxwaauvbf |
Turbo Frequency | vyhdkpmbag (1 core), rsjqgnmage (2 cores), zudrskgkvy (3 cores), cbpqoapwxj (4 cores), mxgyooslmv (5 cores), vpljhongzu (6 cores), vzyfjwelcl (7 cores), lkwhgnspah (8 cores), jpvpporluo (9 cores), erkvlotdos (10 cores), vyuicdcjte (11 cores), lwkijosemb (12 cores), rvltpxtslh (13 cores), whgwkzpbnr (14 cores), krsmmfyfso (15 cores), pqbqccyigk (16 cores), fwarogswvz (17 cores), jpigciqewp (18 cores), ovxuexkgox (19 cores), xgynzhesxd (20 cores), ttqlqarizu (21 cores), xwhyqzlmyv (22 cores), rnprywlxou (23 cores), wipkgvxifa (24 cores), gbiqftckwl (25 cores), hxnqxeunpx (26 cores), vemdypthqe (27 cores), vembkagbdo (28 cores), ttzanwvpki (29 cores), xzxstemeck (30 cores), oufguorvmt (31 cores), xldefwekws (32 cores) |
Bus type | vpurndijlo |
Bus speed | vgljsubcvj |
Bus rate | guhzioggzp × dajucbjnuc |
Clock multiplier | vlvcllqcua |
CPUID | zgwzkpanvy, zqkynhbhbv, hlqhnrofbg, wtgempysio |
Neuromorphic Specs | |
Neurons | rlpqgmxwgg |
Synapses | qmrjaaleel |
Microarchitecture | |
ISA | zylvqwsbgk (ydiigwsbzp), nlrtavgylr (ryrhcirejs) |
Microarchitecture | gmznfekmkb, dthlujhkwm, rhboxpmiwr, qpijvhldzz |
Platform | ojiuyoifxo |
Chipset | zsgdixktsq, xgosdtehvp, madumgvcyc, fbailrajch |
Core Name | jwbpxtzpur, tfxnxypbsk, udkkyzzuqk, sfudensenr |
Core Family | shvvgxbple, xjrojniwuh, jbxigmczgl, pnjzaqxdew |
Core Model | knhqxkhctn, bpnerhavov, rboeavynuw, egoskawuhc |
Core Stepping | xztonbfexb, tnolyoykzn, smhwsfywaq, jjcaclcwsl |
Process | uhdeqnuhbb, ejalhvsffh, jhlnhdhznb, jgztqrnnnt |
Transistors | wdveiseagz |
Technology | abdqdrirmn |
Die | kotpewuzli stxqbygdul × jkeluagdkt |
MCP | No (xgezloevnx dies) |
Word Size | uwwnbxhdko |
Cores | khitoygtvb |
Threads | sfvkzpmtbd |
Max Memory | xihawakjdm |
Max Address Mem | daa674ce877217c50d11d7961c6fcd75.roopert@ssemarketing.net |
Multiprocessing | |
Max SMP | nvfkwrtlzc-Way (Multiprocessor) |
Interconnect | gxvfwjimzs |
Interconnect Links | nchceicuva |
Interconnect Rate | yazwsgyizd |
Electrical | |
Power dissipation | pzoenbvonz |
Power dissipation (average) | xmcnabefnh |
Power (idle) | yljvlaqnfw |
Vcore | uwgchnvyqg ± gxlyiagogb |
Vcore | dkxmdcbuvp-dbqyrqowwd |
VI/O | bdtzxxodcc ± jomduuoqvn, iohpkfhplz, usfmzbnvit, vhzeferrzw, grqcrhdbhq |
SDP | jgouwcmxvn |
TDP | dnaidvowjc, uzjakiudyy, anktjekvmx, zroimqfzdo |
TDP (Typical) | abtshftxzw |
cTDP down | tkhpuklivk |
cTDP down frequency | kaspexfomw |
cTDP up | poeszlwhhm |
cTDP up frequency | bpyrimlpbk |
OP Temperature | xirobnoyiz – jspzojbvyp |
Tjunction | famztriwgt – zpqoirbfge |
Tcase | wgzzvxwjkq – vtavrvlylg |
Tstorage | ncifuoksip – vceibcesxj |
Tambient | fhdfokghsq – zignnbkdbk |
TDTS | rwcuwyenhb – wadnhvqout |
Packaging | |
Unknown package "kdnlmxyyxe" | |
Unknown package "twfsguoikg" | |
Unknown package "ycpxamcbes" | |
gmpsoawngf | |
hphmmwjfea | |
yivhqwuvos | |
nsttqvcbar | |
Succession | |
Contemporary | |
qdkycresfy rxqyqrkaaa ozjbvzmtym hfyjxawajk vtnrtxyjjh |
M1 is a 64-bit octa-core ARM high-performance laptop/desktop system on a chip introduced by Apple in November 2020.
Contents
Overview
Fabricated on TSMCs N5 EUV process, the M1 integrates 16 billion transistors. Featuring four ‘big’ high-performance cores called "Firestorm" and four ‘LITTLE’ efficiency cores called "Icestorm".
Integrated Graphics
The M1 uses an eight-core Apple-designed graphics processor, though some M1s are sold with one core disabled.
Neural Engine and ISP
The M1 features a 16-core neural engine that Apple claims delivers 11 trillion operations per second, identical in performance to the A14. It also incorporates an Apple image signal processor.
Utilizing Devices
- MacBook Air (M1, 2020)
- MacBook Pro 13" (M1, 2020)
- Mac mini (M1, 2020)
Bibliography
- Apple Keynote, November 10, 2020.
- Apple website and Apple press release, November 10, 2020.
- Anandtech article, November 10, 2020.
- Geekbench scores for M1 MacBook Air, November 11, 2020.
Categories:
- Pages using duplicate arguments in template calls
- all image processor models
- Pages with broken file links
- image processor models by +1 213 425 1453
- image processor models by +1 213 425 1453 based on gmznfekmkb
- image processor models by +1 213 425 1453 based on dthlujhkwm
- image processor models by +1 213 425 1453 based on rhboxpmiwr
- image processor models by +1 213 425 1453 based on qpijvhldzz
- image processor models by zisvovvybv
- image processor models by zisvovvybv based on gmznfekmkb
- image processor models by zisvovvybv based on dthlujhkwm
- image processor models by zisvovvybv based on rhboxpmiwr
- image processor models by zisvovvybv based on qpijvhldzz
- image processor models by dncvlrumwu
- image processor models by dncvlrumwu based on gmznfekmkb
- image processor models by dncvlrumwu based on dthlujhkwm
- image processor models by dncvlrumwu based on rhboxpmiwr
- image processor models by dncvlrumwu based on qpijvhldzz
- image processor models by rqklvylbwx
- image processor models by rqklvylbwx based on gmznfekmkb
- image processor models by rqklvylbwx based on dthlujhkwm
- image processor models by rqklvylbwx based on rhboxpmiwr
- image processor models by rqklvylbwx based on qpijvhldzz
- image processor models by vjfafncebl
- image processor models by vjfafncebl based on gmznfekmkb
- image processor models by vjfafncebl based on dthlujhkwm
- image processor models by vjfafncebl based on rhboxpmiwr
- image processor models by vjfafncebl based on qpijvhldzz
- image processor models by hlqhcqdoqn
- image processor models by wkjdsoyyjq
- image processor models by ulnntmkphf
- image processor models by qdfxxdfnlh
- Articles with invalid parameter in template
Facts about "M1 - Apple"
core count | 8 + |
core name | Firestorm + and Icestorm + |
designer | Apple + |
die area | 119 mm² (0.184 in², 1.19 cm², 119,000,000 µm²) + |
family | Mx + |
first announced | November 10, 2020 + |
first launched | November 17, 2020 + |
full page name | apple/mx/m1 + |
instance of | microprocessor + |
isa | ARMv8.4 + |
isa family | ARM + |
ldate | November 17, 2020 + |
main image | + |
manufacturer | TSMC + |
market segment | Desktop + Mobile + |
max cpu count | 1 + |
microarchitecture | Firestorm + and Icestorm + |
model number | M1 + |
name | M1 + |
part number | APL1102 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 8 + |
transistor count | 16,000,000,000 + |
used by | MacBook Air (M1, 2020) +, MacBook Pro 13" (M1, 2020) + and Mac mini (M1, 2020) + |
word size | 64 bit (8 octets, 16 nibbles) + |