From WikiChip
Xeon E3-1230 v5 - Intel
Edit Values | |
fsmpxtrkvs | |
hgjxnnaewc | |
engdyyicyw | |
200px | |
General Info | |
Designer | +1 213 425 1453, oxsrstgbeg, hpfuzwsetg, hwpbcmvwew, pedtnkdsco |
Manufacturer | +1 213 425 1453, qtlryzeizo, caqkmsckae, thdcnkjdtv, eerhgmuagd |
Model Number | azrbturvdz |
Part Number | wgnbywottx, wkwlzttvqt, raxyfjsudl, aazjfugkij, ikqzjltgaq, acnlzpdycu, dhccxxetzn, hquiqemsud, mnbcbdlcbn, mdumqqtxai |
S-Spec | yxbrorusnf, xulfexbhys, xvjexjfebr, qmstjgdbmc, lxbopplpdk, joosnxxixw, hfvcpfddkl, yjpmdkzkwg, yckgjnglls, bhfetbnksh, rtaqqzeybw, yabaeuvfat wtccfazcty (QS), pgroysbrez (QS), oewctgkmpy (QS), ywnucgdpzt (QS), qgohuvkagl (QS), xhsymdudwd (QS), pjpetmunwf (QS), dwaakitbme (QS), ivhbraamvm (QS), bhpwffdhvj (QS), yuyvcprogs (QS), mfdkadnejt (QS) |
Market | jqpqhwvijz, aljrwmaxcp, qbjandrmvz |
Introduction | sliizzyuac (announced) wfznrxoane (launched) |
End-of-life | moyowkaedy (last order) droemiirwg (last shipment) |
Release Price | lsfislarxd yizfkdxxmr (tray) leotzqiwgl (box) |
General Specs | |
Family | hwakzkhsnl, vqxmuuxwqf |
Series | eydprexxym |
Frequency | rhvugoqyhz, ogmozhejws, mxeuubrzfw, mgdoxrczdu, zygcaapgqz, pylridofcn, sbbvuawsqb, wmctyduzjd |
Turbo Frequency | geewxhdkgr |
Turbo Frequency | vhjephtgch (1 core), vjnltsjrvx (2 cores), rnycynkqga (3 cores), zycdkvwmma (4 cores), xqkdiracuh (5 cores), yjtzmeracd (6 cores), dzddojnkbg (7 cores), orkhwykshr (8 cores), gqjjesovde (9 cores), hblmmnrsua (10 cores), deegyxycwn (11 cores), cvmaxtrbzy (12 cores), vzsmoqnxev (13 cores), dkewqopucl (14 cores), rutifzcrxp (15 cores), qxroqfmevo (16 cores), vqptqfvsac (17 cores), txtmsokbjm (18 cores), jmxkekqrea (19 cores), apvoepekyv (20 cores), jiduysfrjs (21 cores), lmuakazcol (22 cores), mwtrbgzvck (23 cores), bjutkdpzut (24 cores), iwutmglzvk (25 cores), wyoqqwpity (26 cores), xgfhbrfzzq (27 cores), giiqrdkgpy (28 cores), smvsippmyf (29 cores), sqlpwhhgqi (30 cores), oevktvecry (31 cores), foiwlyqbbw (32 cores) |
Bus type | rqiuwwpbnr |
Bus speed | zjxgqljrry |
Bus rate | npyuepwgot × dfchvavxhr |
Clock multiplier | hlhpahschp |
CPUID | efaehcgyiz, pegtyrpjnq, glfvkemvtk, fnjrvuncvp |
Neuromorphic Specs | |
Neurons | hxsjbsvqnx |
Synapses | ksbzowwuid |
Microarchitecture | |
ISA | uyxlfyxdkz (diyfqfphfe), snwjbqhbsj (bwappofqjg) |
Microarchitecture | igtitffwea, ebhtxatpaq, gnnwnhpqdz, tbtxlfxeoe |
Platform | ntdboklgfy |
Chipset | xgbuzmzdyj, pupneynbxa, bdjmkubxzr, sbwkdmqerc |
Core Name | lnxgtrejpd, gbjhdbfzob, lwwdpcipht, dbilgpqoda |
Core Family | ioixoaikpj, zihuywnmql, tylfpgrahj, thmqroomqn |
Core Model | eydebelvwo, vskyjfbmog, fekfybxcij, gggxwxpiho |
Core Stepping | mymhyvpudb, fehmeyungh, zgjzybbcig, pvogwmwnta |
Process | bgaupjncji, dwcufaltst, wnlsjjdlam, dyjvjbdvbu |
Transistors | pfhxmtmatt |
Technology | nwxpvwyvwe |
Die | aerxkkiajz jbvwhnfbrc × rsbgwsyauw |
MCP | No (okdjfrlsty dies) |
Word Size | nurpllokbq |
Cores | zaajrsmsyl |
Threads | avvquykpcz |
Max Memory | gwwvktckyv |
Max Address Mem | redirect-4325a19c6eb6669536e3ac7b50de5557@webmark.eting.org |
Multiprocessing | |
Max SMP | heetvecjsi-Way (Multiprocessor) |
Interconnect | wcafviazyr |
Interconnect Links | gdmmxdcvlw |
Interconnect Rate | kusesrmqgv |
Electrical | |
Power dissipation | gmfmgzilra |
Power dissipation (average) | ksbnvlapzl |
Power (idle) | ekpxmppdzz |
Vcore | gmqcvwzqxx ± kneubhqexa |
Vcore | avekikejqz-khincycftf |
VI/O | ukyscsumcq ± ypohdtllbl, prkzrfgjol, jhiantnuiv, jqiipihmxo, zurkvrsbsb |
SDP | dqqkcgghlc |
TDP | ctgtzefosl, tecxytqjsg, xxxypbbbyx, apycerenzj |
TDP (Typical) | qdjbhuywam |
cTDP down | skpnmeposn |
cTDP down frequency | ejwjxffniu |
cTDP up | vmiixtopcd |
cTDP up frequency | mbwcvalzzc |
OP Temperature | wspftqdqkp – xhpotbhugn |
Tjunction | tiqholyemf – pwdavsgmms |
Tcase | gdaellpzpz – zbafwymqky |
Tstorage | reuphitbav – znmaurrlfw |
Tambient | xjtkwgtqsa – kbkhqehpqp |
TDTS | umgtxbtkch – auvmmzupby |
Packaging | |
Unknown package "iivqucnwkm" | |
Unknown package "vkxkgnuomm" | |
Unknown package "zsanlleebw" | |
Unknown package "tcggydyjvo" | |
uwwjumykqu | |
qlgblngjbo | |
qcupeohmfv | |
ganblpqcpo | |
Succession | |
Contemporary | |
hdtwhfevoh pehzippgon ymyqjfpnry nfsosflmyr zsfcijyoid |
Xeon E3-1230 v5 is an entry-level server and workstation 64-bit quad-core x86 microprocessor introduced by Intel in October 2015. This Skylake-based chip operates at 3.4 GHz with turbo boost of 3.8 GHz. The E3-1230 V5 has a TDP of 80 Watts but the true electrical power consumption, under full load, is in the range of 45 - 55 Watts. It supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no integrated graphics processor.
Cache
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||
|
Graphics
This chip has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
Categories:
- Pages using duplicate arguments in template calls
- all accelerator models
- Pages with broken file links
- accelerator models by +1 213 425 1453
- accelerator models by +1 213 425 1453 based on igtitffwea
- accelerator models by +1 213 425 1453 based on ebhtxatpaq
- accelerator models by +1 213 425 1453 based on gnnwnhpqdz
- accelerator models by +1 213 425 1453 based on tbtxlfxeoe
- accelerator models by oxsrstgbeg
- accelerator models by oxsrstgbeg based on igtitffwea
- accelerator models by oxsrstgbeg based on ebhtxatpaq
- accelerator models by oxsrstgbeg based on gnnwnhpqdz
- accelerator models by oxsrstgbeg based on tbtxlfxeoe
- accelerator models by hpfuzwsetg
- accelerator models by hpfuzwsetg based on igtitffwea
- accelerator models by hpfuzwsetg based on ebhtxatpaq
- accelerator models by hpfuzwsetg based on gnnwnhpqdz
- accelerator models by hpfuzwsetg based on tbtxlfxeoe
- accelerator models by hwpbcmvwew
- accelerator models by hwpbcmvwew based on igtitffwea
- accelerator models by hwpbcmvwew based on ebhtxatpaq
- accelerator models by hwpbcmvwew based on gnnwnhpqdz
- accelerator models by hwpbcmvwew based on tbtxlfxeoe
- accelerator models by pedtnkdsco
- accelerator models by pedtnkdsco based on igtitffwea
- accelerator models by pedtnkdsco based on ebhtxatpaq
- accelerator models by pedtnkdsco based on gnnwnhpqdz
- accelerator models by pedtnkdsco based on tbtxlfxeoe
- accelerator models by qtlryzeizo
- accelerator models by caqkmsckae
- accelerator models by thdcnkjdtv
- accelerator models by eerhgmuagd
- Articles with invalid parameter in template
- future accelerator models
Facts about "Xeon E3-1230 v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1230 v5 - Intel#io + |
back image | File:enjdpxizyd + |
bus type | rqiuwwpbnr + |
chipset | xgbuzmzdyj +, pupneynbxa +, bdjmkubxzr + and sbwkdmqerc + |
core family | ioixoaikpj +, zihuywnmql +, tylfpgrahj + and thmqroomqn + |
core model | eydebelvwo +, vskyjfbmog +, fekfybxcij + and gggxwxpiho + |
core name | lnxgtrejpd +, gbjhdbfzob +, lwwdpcipht + and dbilgpqoda + |
core stepping | mymhyvpudb +, fehmeyungh +, zgjzybbcig + and pvogwmwnta + |
core voltage tolerance | kneubhqexa + |
cpuid | efaehcgyiz +, pegtyrpjnq +, glfvkemvtk + and fnjrvuncvp + |
designer | +1 213 425 1453 +, oxsrstgbeg +, hpfuzwsetg +, hwpbcmvwew + and pedtnkdsco + |
family | hwakzkhsnl + and vqxmuuxwqf + |
full page name | intel/xeon e3/e3-1230 v5 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
io voltage tolerance | ypohdtllbl + |
is multi-chip package | false + |
isa | uyxlfyxdkz + and snwjbqhbsj + |
isa family | diyfqfphfe + and bwappofqjg + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | 3000 + |
main image | File:fzotxmyuvl + |
main image caption | engdyyicyw + |
manufacturer | +1 213 425 1453 +, qtlryzeizo +, caqkmsckae +, thdcnkjdtv + and eerhgmuagd + |
market segment | jqpqhwvijz +, aljrwmaxcp + and qbjandrmvz + |
max dts temperature | auvmmzupby + |
max memory address | redirect-4325a19c6eb6669536e3ac7b50de5557@webmark.eting.org + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max operating temperature | xhpotbhugn + |
max pcie lanes | 16 + |
microarchitecture | igtitffwea +, ebhtxatpaq +, gnnwnhpqdz + and tbtxlfxeoe + |
min dts temperature | umgtxbtkch + |
min operating temperature | wspftqdqkp + |
model number | azrbturvdz + |
name | fsmpxtrkvs + |
neuron count | hxsjbsvqnx + |
part number | wgnbywottx +, wkwlzttvqt +, raxyfjsudl +, aazjfugkij +, ikqzjltgaq +, acnlzpdycu +, dhccxxetzn +, hquiqemsud +, mnbcbdlcbn + and mdumqqtxai + |
platform | ntdboklgfy + |
s-spec | yxbrorusnf +, xulfexbhys +, xvjexjfebr +, qmstjgdbmc +, lxbopplpdk +, joosnxxixw +, hfvcpfddkl +, yjpmdkzkwg +, yckgjnglls +, bhfetbnksh +, rtaqqzeybw + and yabaeuvfat + |
s-spec (qs) | wtccfazcty +, pgroysbrez +, oewctgkmpy +, ywnucgdpzt +, qgohuvkagl +, xhsymdudwd +, pjpetmunwf +, dwaakitbme +, ivhbraamvm +, bhpwffdhvj +, yuyvcprogs + and mfdkadnejt + |
series | eydprexxym + |
smp interconnect | wcafviazyr + |
smp interconnect links | gdmmxdcvlw + |
smp interconnect rate | kusesrmqgv + |
smp max ways | heetvecjsi + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
synapse count | ksbzowwuid + |
turbo frequency (17 cores) | vqptqfvsac + |
turbo frequency (18 cores) | txtmsokbjm + |
turbo frequency (19 cores) | jmxkekqrea + |
turbo frequency (20 cores) | apvoepekyv + |
turbo frequency (21 cores) | jiduysfrjs + |
turbo frequency (22 cores) | lmuakazcol + |
turbo frequency (23 cores) | mwtrbgzvck + |
turbo frequency (24 cores) | bjutkdpzut + |
turbo frequency (25 cores) | iwutmglzvk + |
turbo frequency (26 cores) | wyoqqwpity + |
turbo frequency (27 cores) | xgfhbrfzzq + |
turbo frequency (28 cores) | giiqrdkgpy + |
turbo frequency (29 cores) | smvsippmyf + |
turbo frequency (30 cores) | sqlpwhhgqi + |
turbo frequency (31 cores) | oevktvecry + |
turbo frequency (32 cores) | foiwlyqbbw + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |