-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
MD8086-2 - AMD
< amd | am8086
Revision as of 14:19, 13 December 2017 by ChippyBot (talk | contribs) (Bot: switching template from {{mpu}} to a more generic {{chip}})
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Edit Values | |
AMD MD8086-2 | |
General Info | |
Designer | Intel |
Manufacturer | AMD |
Model Number | MD8086-2 |
Part Number | MD8086-2 |
Market | Military |
Shop | Amazon |
General Specs | |
Family | Am8086 |
Series | M8086 |
Frequency | 8 MHz |
Bus speed | 8 MHz |
Microarchitecture | |
Microarchitecture | 8086 |
Core Name | 8086 |
Process | 3 µm |
Transistors | 29,000 |
Technology | nMOS |
Die | 33 mm² |
Word Size | 16 bit |
Cores | 1 |
Max Memory | 1 MiB |
Max Address Mem | 0xFFFFF |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 2.5 W |
Vcore | 5 V ± 5 % |
Tcase | -55 °C – 125 °C |
Tstorage | -65 °C – 150 °C |
MD8086-2 is a second-sourced 8086 designed by Intel and manufactured by AMD in a 40-pin Ceramic DIP. This chip operated at 8 MHz. This model is rated for military use (Approved Product List, Class B) and is fully MIL-STD-883C compliant.
Cache
- Main article: 8086 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
Features
- Military grade
- ISA-compatible with 8080
- Direct addressing up to 1 MB
- 16-bit arithmetic