From WikiChip
					
    Xeon E5-4660 v4  - Intel    
                	
														Template:mpu The Xeon E5-4660 v4 is a 64-bit hexadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for advanced 4S environments. Operating at 2.2 GHz with a turbo boost frequency of 3 GHz for a single active core, this MPU has a TDP of 120 W and is manufactured on a 14 nm process (based on Broadwell).
Cache
- Main article: Broadwell § Cache
 
| Cache Info [Edit Values] | ||
| L1I$ |  512 KiB 524,288 B   0.5 MiB  | 
16x32 KiB 8-way set associative (per core, write-back) | 
| L1D$ |   512 KiB 524,288 B   0.5 MiB  | 
16x32 KiB 8-way set associative (per core, write-back) | 
| L2$ |   4 MiB 4,096 KiB   4,194,304 B 0.00391 GiB  | 
16x256 KiB 8-way set associative (per core, write-back) | 
| L3$ |   40 MiB 40,960 KiB   41,943,040 B 0.0391 GiB  | 
16x2.5 MiB 20-way set associative (shared, per core, write-back) | 
Graphics
This microprocessor has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR4-2133 | 
| Controllers | 1 | 
| Channels | 4 | 
| ECC Support | Yes | 
| Max bandwidth | 63.58 GiB/s | 
| Bandwidth (single) | 15.89 GiB/s | 
| Bandwidth (dual) | 31.79 GiB/s | 
| Max memory | 1,536 GiB | 
| Physical Address Extensions | 46 bit | 
Expansions
Features
Facts about "Xeon E5-4660 v4  - Intel"
| l1d$ description | 8-way set associative + | 
| l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + | 
| l3$ description | 20-way set associative + | 
| l3$ size | 40 MiB (40,960 KiB, 41,943,040 B, 0.0391 GiB) + |