-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
36-bit architecture
Revision as of 06:19, 27 June 2018 by 83.156.208.6 (talk)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
The 36-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 36 bits . These architectures typically have a matching register file with registers width of 36 bits. 36-bit systems allowed for the manipulation of 6 6-bit characters.
36-bit systems
- PDP-3
- PDP-6
- PDP-10
- GE GE-600
- Honeywell 6000
- IBM 700
- IBM 7000
- MIT TX-2
- Symbolics 3600
- UNIVAC 1100
- UNIVAC 2200
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |