From WikiChip
i486DX2-40 - Intel
< intel‎ | 80486
Revision as of 01:41, 23 June 2017 by ChippyBot (talk | contribs) (Bot: corrected mem)

Template:mpu i486DX2-40 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, had a clock doubler operating at 40 MHz, twice the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM).

Cache

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-through policy)

Graphics

This chip had no integrated graphics processing unit.

Features

See also

Facts about "i486DX2-40 - Intel"
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +