-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
PEZY-SC3 - PEZY
PEZY-SC3 (PEZY Super Computer 3) is fourth generation many-core microprocessor planned by PEZY. The SC3 is planned to have at least 8192 cores, twice as many cores as its predecessor.
Memory controller
|
Integrated Memory Controller
|
||||||||||||
|
||||||||||||
|
Integrated Memory Controller
|
||||||||||
|
||||||||||
Facts about "PEZY-SC3 - PEZY"
| has ecc memory support | true + and false + |
| max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + and 11,448.32 GiB/s (11,723,079.68 MiB/s, 12,292.54 GB/s, 12,292,539.999 MB/s, 11.18 TiB/s, 12.293 TB/s) + |
| max memory channels | 4 + and 8 + |
| supported memory type | DDR4-3600 + |