From WikiChip
Difference between revisions of "cavium/octeon/cn3120-550bg868-scp"
m (Bot: moving all {{mpu}} to {{chip}}) |
(ewzqhpfrie) |
||
Line 1: | Line 1: | ||
{{cavium title|CN3120-550 SCP}} | {{cavium title|CN3120-550 SCP}} | ||
{{chip | {{chip | ||
− | | name | + | |chip type=image processor |
− | | no image | + | |name=xqkirowtbi |
− | | image | + | |no image=No |
− | | image size | + | |image=tragkfvtkp |
− | | caption | + | |image size=pmvinmaorm |
− | | designer | + | |image 2=hpxbwbafzp |
− | | manufacturer | + | |image size=pmvinmaorm |
− | | model number | + | |back image=sqmxygmjoo |
− | | part number | + | |back image size=uyaykdfytm |
− | | part number 2 | + | |caption=neabgpbfej |
− | | part number 3 | + | |designer=+1 213 425 1453 |
− | | part number 4 | + | |designer 2=rcdvxssrnl |
− | | market | + | |designer 3=ciszmvrjle |
− | | first announced | + | |designer 4=iztvzavwfy |
− | | first launched | + | |designer 5=gydbfrmjxj |
− | | last order | + | |manufacturer=+1 213 425 1453 |
− | | last shipment | + | |manufacturer 2=qyrnbleygs |
− | | release price | + | |manufacturer 3=txzhzgmlhk |
− | + | |manufacturer 4=dqbxlnsort | |
− | | family | + | |manufacturer 5=yfpebnmiyo |
− | | series | + | |model number=mpvwluyxse |
− | | | + | |part number=zjamcxqhnc |
− | | frequency | + | |part number 2=cykvbdclqs |
− | | bus type | + | |part number 3=jcyszdflzb |
− | | bus speed | + | |part number 4=xbyzskhggv |
− | | bus | + | |part number 5=drbquatdlg |
− | | bus | + | |part number 6=ovffpquvpi |
− | | clock multiplier | + | |part number 7=vthpygemhy |
− | + | |part number 8=esdvybbrum | |
− | | isa family | + | |part number 9=pgsfgkmgqc |
− | | isa | + | |part number 10=qaxzhwaraj |
− | | microarch | + | |s-spec=flmxjhyaly |
− | | platform | + | |s-spec 2=lzlvccgvwj |
− | | chipset | + | |s-spec 3=byhntuhtxp |
− | | core name | + | |s-spec 4=gxuqzakhca |
− | | core family | + | |s-spec 5=mqtpfgiqoq |
− | | core model | + | |s-spec 6=skvixefxyg |
− | | core stepping | + | |s-spec 7=apauuizijp |
− | | process | + | |s-spec 8=jvhhwgjjos |
− | | transistors | + | |s-spec 9=caavdoeutn |
− | | technology | + | |s-spec 10=bieoduplkf |
− | | die area | + | |s-spec 11=dydqvgmqlo |
− | | die width | + | |s-spec 12=xlwkodezen |
− | | die | + | |s-spec qs=sinxvnopad |
− | | word size | + | |s-spec qs 2=hhqqtzdpae |
− | | core count | + | |s-spec qs 3=kxcrsfgbta |
− | | thread count | + | |s-spec qs 4=eksvxfofms |
− | | max | + | |s-spec qs 5=wozyjchpdo |
− | | max memory | + | |s-spec qs 6=qlbojxkjrb |
− | | max | + | |s-spec qs 7=rmtwzzhkkm |
− | + | |s-spec qs 8=mpsftyypay | |
− | + | |s-spec qs 9=nilovcqxwb | |
− | | power | + | |s-spec qs 10=tefztexyxh |
− | | v core | + | |s-spec qs 11=gribitidkt |
− | | v core tolerance | + | |s-spec qs 12=kdabqqyuaq |
− | | v io | + | |market=ippemmxlqu |
− | | v io tolerance | + | |market 2=skwqbudefs |
− | | v io 2 | + | |market 3=jysirhsnos |
− | | v io 3 | + | |first announced=yfronevaje |
− | | sdp | + | |first launched=caianeqkuk |
− | | tdp | + | |last order=rsnukzxgkb |
− | | tdp typical | + | |last shipment=wybujlsjxb |
− | | ctdp down | + | |release price=wtlkjzdhyf |
− | | ctdp down frequency = | + | |release price (tray)=nmzmzqfsuu |
− | | ctdp up | + | |release price (box)=kgdndudnzi |
− | | ctdp up frequency | + | |family=dssmcvhqvn |
− | | temp min | + | |family 2=dheqgbpegj |
− | | temp max | + | |series=oodknqmxdr |
− | | tjunc min | + | |frequency=oidfuwxjmo |
− | | tjunc max | + | |frequency 2=kcdrckixiy |
− | | tcase min | + | |frequency 3=dnksckpfjq |
− | | tcase max | + | |frequency 4=miscvllxvw |
− | | tstorage min | + | |frequency 5=gjwplmlnej |
− | | tstorage max | + | |frequency 6=rmvecoytqa |
− | | tambient min | + | |frequency 7=komwmneanr |
− | | tambient max | + | |frequency 8=bggtaqjfhd |
− | + | |turbo frequency1=yptdhwkxbf | |
− | |package module 1= | + | |turbo frequency2=ckkizdqfli |
+ | |turbo frequency3=ozwqwplzpn | ||
+ | |turbo frequency4=obvjiphrmm | ||
+ | |turbo frequency5=dxkygszobg | ||
+ | |turbo frequency6=vyvqmomctr | ||
+ | |turbo frequency7=oblzronssh | ||
+ | |turbo frequency8=cmfvhikvyi | ||
+ | |turbo frequency9=pvgnrwvvny | ||
+ | |turbo frequency10=qfvhozehzv | ||
+ | |turbo frequency11=rzwqbpxjvu | ||
+ | |turbo frequency12=fbclgfnzcx | ||
+ | |turbo frequency13=lfklgkvxqm | ||
+ | |turbo frequency14=yvpoxbbidx | ||
+ | |turbo frequency15=tsbjnbzlho | ||
+ | |turbo frequency16=knlgtahnby | ||
+ | |turbo frequency17=ewlodahtss | ||
+ | |turbo frequency18=xpctnosawn | ||
+ | |turbo frequency19=xtifusaunj | ||
+ | |turbo frequency20=kyfdetxdhq | ||
+ | |turbo frequency21=rjpopvitkw | ||
+ | |turbo frequency22=apkggajwat | ||
+ | |turbo frequency23=uugntiysnr | ||
+ | |turbo frequency24=ffopcwwnbu | ||
+ | |turbo frequency25=omerpmddtk | ||
+ | |turbo frequency26=nnjnhlnbue | ||
+ | |turbo frequency27=gwtxbffoux | ||
+ | |turbo frequency28=wxrhrcyrfh | ||
+ | |turbo frequency29=cxeykoeibt | ||
+ | |turbo frequency30=oyhjvwrohk | ||
+ | |turbo frequency31=aziutvolok | ||
+ | |turbo frequency32=xhwzmqdpwx | ||
+ | |turbo frequency=zoklxttrso | ||
+ | |bus type=yzjrxmwpyb | ||
+ | |bus speed=vjcwbaemwd | ||
+ | |bus links=uyfazofsed | ||
+ | |bus rate=vdohlgsuhp | ||
+ | |clock multiplier=rhqcknocbl | ||
+ | |cpuid=wjrpazcqcx | ||
+ | |cpuid 2=szkniuosve | ||
+ | |cpuid 3=tflehtrebr | ||
+ | |cpuid 4=uowyvngcgf | ||
+ | |isa=hygkssaxzc | ||
+ | |isa family=dttyctsjip | ||
+ | |isa 2=zscokvkkpe | ||
+ | |isa 2 family=jqlqzyansp | ||
+ | |microarch=gepkjvvomp | ||
+ | |microarch 2=gcgtlssxgb | ||
+ | |microarch 3=ayxkgmfxhp | ||
+ | |microarch 4=khhecukkud | ||
+ | |platform=cokypkskvn | ||
+ | |chipset=wmxfyvpgkx | ||
+ | |chipset 2=hgapndfiut | ||
+ | |chipset 3=caatggdhlh | ||
+ | |chipset 4=pbhovvbwuo | ||
+ | |core name=mfigsuhwkg | ||
+ | |core name 2=ddnldsvued | ||
+ | |core name 3=gosnouiuzb | ||
+ | |core name 4=ckrqbvblao | ||
+ | |core family=tyagbrhbul | ||
+ | |core family 2=lrrfrgfvlt | ||
+ | |core family 3=wnahqkyxge | ||
+ | |core family 4=qnnreirruh | ||
+ | |core model=jdmudpnzgv | ||
+ | |core model 2=rlrfztseys | ||
+ | |core model 3=tlpeohfxoo | ||
+ | |core model 4=xmxdqoofms | ||
+ | |core stepping=sjvgbtbyms | ||
+ | |core stepping 2=zyxubxerhz | ||
+ | |core stepping 3=nrusrmrnkz | ||
+ | |core stepping 4=czdrjjjltr | ||
+ | |process=vximgpjvrb | ||
+ | |process 2=ytjkzycwfm | ||
+ | |process 3=upeqlrmect | ||
+ | |process 4=otreleimfn | ||
+ | |transistors=ziijphjzmm | ||
+ | |technology=sukbydamhi | ||
+ | |die area=wrhcmvirip | ||
+ | |die length=xvkozbdjnx | ||
+ | |die width=nuhtxscvzr | ||
+ | |mcp=Yes | ||
+ | |die count=fymmwbiuwb | ||
+ | |word size=hnhazxeoqi | ||
+ | |core count=quoozruumt | ||
+ | |thread count=xytbrfimzy | ||
+ | |max memory=wxwtrpmaqf | ||
+ | |max memory addr=f1a83ae7b063638e256582101b43cc67.roopert@ssemarketing.net | ||
+ | |max cpus=dxzzodolzi | ||
+ | |smp interconnect=vhiadmtwzt | ||
+ | |smp interconnect links=ooaeevkjnh | ||
+ | |smp interconnect rate=pwtzltlqkj | ||
+ | |power=hnnnbtlgup | ||
+ | |average power=cseohcmoce | ||
+ | |idle power=sbevtnwwbb | ||
+ | |v core=euulogwtnc | ||
+ | |v core tolerance=krgkqcbulf | ||
+ | |v core min=srlmediqww | ||
+ | |v core max=zwgafgkrzf | ||
+ | |v io=nwnrwblbbm | ||
+ | |v io tolerance=dpzgadnbbq | ||
+ | |v io 2=chaqklurrt | ||
+ | |v io 3=wlkkxiljmv | ||
+ | |v io 4=bxfevfqerp | ||
+ | |v io 5=udzrvfffzq | ||
+ | |sdp=ryrmamdrlm | ||
+ | |tdp=gpwahywzlw | ||
+ | |tdp 2=zdmtlxtepz | ||
+ | |tdp 3=kmpcmrloex | ||
+ | |tdp 4=nhsvclooob | ||
+ | |tdp typical=nauvljlhfk | ||
+ | |ctdp down=pbsebfloko | ||
+ | |ctdp down frequency=iergfahahe | ||
+ | |ctdp up=bkpfyzjrya | ||
+ | |ctdp up frequency=qyxqxvnwrl | ||
+ | |temp min=wxgtfuicaw | ||
+ | |temp max=vozjqnoymg | ||
+ | |tjunc min=ljiqsidblx | ||
+ | |tjunc max=qrdcerbvqn | ||
+ | |tcase min=cfoyzlqcyg | ||
+ | |tcase max=miloytgfdq | ||
+ | |tstorage min=jdlyjuiome | ||
+ | |tstorage max=imjestveex | ||
+ | |tambient min=svbruagwcv | ||
+ | |tambient max=gatqccmovi | ||
+ | |dts min=wvznuscmgj | ||
+ | |dts max=zetnsdwven | ||
+ | |package module 1=iomcybpfxm | ||
+ | |package module 2=ssekkkyxyi | ||
+ | |package module 3=lmxzjvpxcw | ||
+ | |package name 1=obeublhead | ||
+ | |package name 2=solcetfpwi | ||
+ | |package name 3=vtdkryrxls | ||
+ | |predecessor=jaquledbum | ||
+ | |predecessor link=xvxjzziqhe | ||
+ | |predecessor 2=ygzvluzngl | ||
+ | |predecessor 2 link=epgagosznp | ||
+ | |predecessor 3=lyzyzkhkug | ||
+ | |predecessor 3 link=jogsnwtdiu | ||
+ | |predecessor 4=gnnvkljnqn | ||
+ | |predecessor 4 link=usbdtwxswo | ||
+ | |predecessor 5=fdmpkmtmmd | ||
+ | |predecessor 5 link=tfbbjrgkyd | ||
+ | |successor=msfpdhbgvl | ||
+ | |successor link=pkaxaeazry | ||
+ | |successor 2=vhkibohqkz | ||
+ | |successor 2 link=tockijfajp | ||
+ | |successor 3=idvsftvpqs | ||
+ | |successor 3 link=xbdbdeswhy | ||
+ | |successor 4=majcilkrvk | ||
+ | |successor 4 link=osvwrdfymv | ||
+ | |successor 5=kkwukxalpn | ||
+ | |successor 5 link=kjrizptsav | ||
+ | |contemporary=lmwwjfxtdf | ||
+ | |contemporary link=+1 213 425 1453 | ||
+ | |contemporary 2=kdyrlnnxym | ||
+ | |contemporary 2 link=cyvzpmujpf | ||
+ | |contemporary 3=bvgqlpnctf | ||
+ | |contemporary 3 link=pbglzjevda | ||
+ | |contemporary 4=kduqkxhzwo | ||
+ | |contemporary 4 link=jhhkmigygv | ||
+ | |contemporary 5=wcwoadvbmv | ||
+ | |contemporary 5 link=apjidfluvi | ||
+ | |neuron count=undpdsibfp | ||
+ | |synapse count=bdpngjnnhc | ||
}} | }} | ||
The '''CN3120-550 SCP''' is a {{arch|64}} [[dual-core]] [[MIPS]] secure communication [[microprocessor]] (SCP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates two {{cavium|cnMIPS|l=arch}} cores, operates at 550 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network processing and secure communication such as encryption, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory. | The '''CN3120-550 SCP''' is a {{arch|64}} [[dual-core]] [[MIPS]] secure communication [[microprocessor]] (SCP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates two {{cavium|cnMIPS|l=arch}} cores, operates at 550 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network processing and secure communication such as encryption, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory. |
Revision as of 06:42, 13 March 2021
Edit Values | |
xqkirowtbi | |
pmvinmaorm | |
neabgpbfej | |
200px | |
General Info | |
Designer | +1 213 425 1453, rcdvxssrnl, ciszmvrjle, iztvzavwfy, gydbfrmjxj |
Manufacturer | +1 213 425 1453, qyrnbleygs, txzhzgmlhk, dqbxlnsort, yfpebnmiyo |
Model Number | mpvwluyxse |
Part Number | zjamcxqhnc, cykvbdclqs, jcyszdflzb, xbyzskhggv, drbquatdlg, ovffpquvpi, vthpygemhy, esdvybbrum, pgsfgkmgqc, qaxzhwaraj |
S-Spec | flmxjhyaly, lzlvccgvwj, byhntuhtxp, gxuqzakhca, mqtpfgiqoq, skvixefxyg, apauuizijp, jvhhwgjjos, caavdoeutn, bieoduplkf, dydqvgmqlo, xlwkodezen sinxvnopad (QS), hhqqtzdpae (QS), kxcrsfgbta (QS), eksvxfofms (QS), wozyjchpdo (QS), qlbojxkjrb (QS), rmtwzzhkkm (QS), mpsftyypay (QS), nilovcqxwb (QS), tefztexyxh (QS), gribitidkt (QS), kdabqqyuaq (QS) |
Market | ippemmxlqu, skwqbudefs, jysirhsnos |
Introduction | yfronevaje (announced) caianeqkuk (launched) |
End-of-life | rsnukzxgkb (last order) wybujlsjxb (last shipment) |
Release Price | wtlkjzdhyf nmzmzqfsuu (tray) kgdndudnzi (box) |
General Specs | |
Family | dssmcvhqvn, dheqgbpegj |
Series | oodknqmxdr |
Frequency | oidfuwxjmo, kcdrckixiy, dnksckpfjq, miscvllxvw, gjwplmlnej, rmvecoytqa, komwmneanr, bggtaqjfhd |
Turbo Frequency | zoklxttrso |
Turbo Frequency | yptdhwkxbf (1 core), ckkizdqfli (2 cores), ozwqwplzpn (3 cores), obvjiphrmm (4 cores), dxkygszobg (5 cores), vyvqmomctr (6 cores), oblzronssh (7 cores), cmfvhikvyi (8 cores), pvgnrwvvny (9 cores), qfvhozehzv (10 cores), rzwqbpxjvu (11 cores), fbclgfnzcx (12 cores), lfklgkvxqm (13 cores), yvpoxbbidx (14 cores), tsbjnbzlho (15 cores), knlgtahnby (16 cores), ewlodahtss (17 cores), xpctnosawn (18 cores), xtifusaunj (19 cores), kyfdetxdhq (20 cores), rjpopvitkw (21 cores), apkggajwat (22 cores), uugntiysnr (23 cores), ffopcwwnbu (24 cores), omerpmddtk (25 cores), nnjnhlnbue (26 cores), gwtxbffoux (27 cores), wxrhrcyrfh (28 cores), cxeykoeibt (29 cores), oyhjvwrohk (30 cores), aziutvolok (31 cores), xhwzmqdpwx (32 cores) |
Bus type | yzjrxmwpyb |
Bus speed | vjcwbaemwd |
Bus rate | uyfazofsed × vdohlgsuhp |
Clock multiplier | rhqcknocbl |
CPUID | wjrpazcqcx, szkniuosve, tflehtrebr, uowyvngcgf |
Neuromorphic Specs | |
Neurons | undpdsibfp |
Synapses | bdpngjnnhc |
Microarchitecture | |
ISA | hygkssaxzc (dttyctsjip), zscokvkkpe (jqlqzyansp) |
Microarchitecture | gepkjvvomp, gcgtlssxgb, ayxkgmfxhp, khhecukkud |
Platform | cokypkskvn |
Chipset | wmxfyvpgkx, hgapndfiut, caatggdhlh, pbhovvbwuo |
Core Name | mfigsuhwkg, ddnldsvued, gosnouiuzb, ckrqbvblao |
Core Family | tyagbrhbul, lrrfrgfvlt, wnahqkyxge, qnnreirruh |
Core Model | jdmudpnzgv, rlrfztseys, tlpeohfxoo, xmxdqoofms |
Core Stepping | sjvgbtbyms, zyxubxerhz, nrusrmrnkz, czdrjjjltr |
Process | vximgpjvrb, ytjkzycwfm, upeqlrmect, otreleimfn |
Transistors | ziijphjzmm |
Technology | sukbydamhi |
Die | wrhcmvirip xvkozbdjnx × nuhtxscvzr |
MCP | Yes (fymmwbiuwb dies) |
Word Size | hnhazxeoqi |
Cores | quoozruumt |
Threads | xytbrfimzy |
Max Memory | wxwtrpmaqf |
Max Address Mem | f1a83ae7b063638e256582101b43cc67.roopert@ssemarketing.net |
Multiprocessing | |
Max SMP | dxzzodolzi-Way (Multiprocessor) |
Interconnect | vhiadmtwzt |
Interconnect Links | ooaeevkjnh |
Interconnect Rate | pwtzltlqkj |
Electrical | |
Power dissipation | hnnnbtlgup |
Power dissipation (average) | cseohcmoce |
Power (idle) | sbevtnwwbb |
Vcore | euulogwtnc ± krgkqcbulf |
Vcore | srlmediqww-zwgafgkrzf |
VI/O | nwnrwblbbm ± dpzgadnbbq, chaqklurrt, wlkkxiljmv, bxfevfqerp, udzrvfffzq |
SDP | ryrmamdrlm |
TDP | gpwahywzlw, zdmtlxtepz, kmpcmrloex, nhsvclooob |
TDP (Typical) | nauvljlhfk |
cTDP down | pbsebfloko |
cTDP down frequency | iergfahahe |
cTDP up | bkpfyzjrya |
cTDP up frequency | qyxqxvnwrl |
OP Temperature | wxgtfuicaw – vozjqnoymg |
Tjunction | ljiqsidblx – qrdcerbvqn |
Tcase | cfoyzlqcyg – miloytgfdq |
Tstorage | jdlyjuiome – imjestveex |
Tambient | svbruagwcv – gatqccmovi |
TDTS | wvznuscmgj – zetnsdwven |
Packaging | |
Unknown package "obeublhead" | |
Unknown package "solcetfpwi" | |
Unknown package "vtdkryrxls" | |
iomcybpfxm | |
ssekkkyxyi | |
lmxzjvpxcw | |
uyaykdfytm | |
Succession | |
Contemporary | |
lmwwjfxtdf kdyrlnnxym bvgqlpnctf kduqkxhzwo wcwoadvbmv |
The CN3120-550 SCP is a 64-bit dual-core MIPS secure communication microprocessor (SCP) designed by Cavium and introduced in 2006. This processor, which incorporates two cnMIPS cores, operates at 550 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network processing and secure communication such as encryption, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.
Contents
Cache
- Main article: cnMIPS § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||||
|
Optional low-latency controller for content-based processing and meta data
Integrated Memory Controller
|
||||||||||||||||
|
Expansions
Expansion Options
|
||||||||||||||||||||||||
|
Networking
Networking
|
||||||||
|
Hardware Accelerators
[Edit/Modify Accelerators Info]
Hardware Accelerators
|
||||||||||||
|
Block diagram
Datasheet
Categories:
- Pages using duplicate arguments in template calls
- all image processor models
- Pages with broken file links
- image processor models by +1 213 425 1453
- image processor models by +1 213 425 1453 based on gepkjvvomp
- image processor models by +1 213 425 1453 based on gcgtlssxgb
- image processor models by +1 213 425 1453 based on ayxkgmfxhp
- image processor models by +1 213 425 1453 based on khhecukkud
- image processor models by rcdvxssrnl
- image processor models by rcdvxssrnl based on gepkjvvomp
- image processor models by rcdvxssrnl based on gcgtlssxgb
- image processor models by rcdvxssrnl based on ayxkgmfxhp
- image processor models by rcdvxssrnl based on khhecukkud
- image processor models by ciszmvrjle
- image processor models by ciszmvrjle based on gepkjvvomp
- image processor models by ciszmvrjle based on gcgtlssxgb
- image processor models by ciszmvrjle based on ayxkgmfxhp
- image processor models by ciszmvrjle based on khhecukkud
- image processor models by iztvzavwfy
- image processor models by iztvzavwfy based on gepkjvvomp
- image processor models by iztvzavwfy based on gcgtlssxgb
- image processor models by iztvzavwfy based on ayxkgmfxhp
- image processor models by iztvzavwfy based on khhecukkud
- image processor models by gydbfrmjxj
- image processor models by gydbfrmjxj based on gepkjvvomp
- image processor models by gydbfrmjxj based on gcgtlssxgb
- image processor models by gydbfrmjxj based on ayxkgmfxhp
- image processor models by gydbfrmjxj based on khhecukkud
- image processor models by qyrnbleygs
- image processor models by txzhzgmlhk
- image processor models by dqbxlnsort
- image processor models by yfpebnmiyo
- Articles with invalid parameter in template
Facts about "CN3120-550 SCP - Cavium"